#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 20 19:52:36 2024
# Process ID: 13120
# Current directory: D:/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7428 D:\project_2\project_2.xpr
# Log file: D:/project_2/vivado.log
# Journal file: D:/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 842.422 ; gain = 204.227uupdate_compile_order -fileset sources_1WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_v_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_v_1} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {96} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_v_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips mask_v_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mask_v_1' to 'mask_v_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_v_1'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_v_1'...
catch { config_ip_cache -export [get_ips -all mask_v_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
launch_runs -jobs 6 mask_v_1_synth_1
[Mon May 20 20:33:17 2024] Launched mask_v_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_v_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_v_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_v_2} CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {96} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_v_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_v_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mask_v_2' to 'mask_v_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_v_2'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_v_2'...
catch { config_ip_cache -export [get_ips -all mask_v_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
launch_runs -jobs 6 mask_v_2_synth_1
[Mon May 20 20:34:35 2024] Launched mask_v_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_v_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_u_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_u_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_u_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_u_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mask_u_1' to 'mask_u_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_u_1'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_u_1'...
catch { config_ip_cache -export [get_ips -all mask_u_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
launch_runs -jobs 6 mask_u_1_synth_1
[Mon May 20 20:36:57 2024] Launched mask_u_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_u_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_u_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_u_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_u_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_u_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mask_u_2' to 'mask_u_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_u_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_u_2'...
catch { config_ip_cache -export [get_ips -all mask_u_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
launch_runs -jobs 6 mask_u_2_synth_1
[Mon May 20 20:38:01 2024] Launched mask_u_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_u_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name s_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {s_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/s_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips s_pruned_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 's_pruned_1' to 's_pruned_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_1'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_1'...
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
launch_runs -jobs 6 s_pruned_1_synth_1
[Mon May 20 20:43:43 2024] Launched s_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/s_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name s_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {s_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/s_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips s_pruned_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 's_pruned_2' to 's_pruned_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_2'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_2'...
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
launch_runs -jobs 6 s_pruned_2_synth_1
[Mon May 20 20:44:40 2024] Launched s_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/s_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name u_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {u_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {48} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/u_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips u_pruned_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'u_pruned_1' to 'u_pruned_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_pruned_1'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_pruned_1'...
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
launch_runs -jobs 6 u_pruned_1_synth_1
[Mon May 20 20:46:43 2024] Launched u_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/u_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name u_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {u_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {48} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/u_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips u_pruned_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'u_pruned_2' to 'u_pruned_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_pruned_2'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_pruned_2'...
catch { config_ip_cache -export [get_ips -all u_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
launch_runs -jobs 6 u_pruned_2_synth_1
[Mon May 20 20:47:56 2024] Launched u_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/u_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name v_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {v_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {144} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/v_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips v_pruned_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'v_pruned_1' to 'v_pruned_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'v_pruned_1'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'v_pruned_1'...
catch { config_ip_cache -export [get_ips -all v_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
launch_runs -jobs 6 v_pruned_1_synth_1
[Mon May 20 20:50:38 2024] Launched v_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/v_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name v_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {v_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {144} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/v_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips v_pruned_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'v_pruned_2' to 'v_pruned_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'v_pruned_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'v_pruned_2'...
catch { config_ip_cache -export [get_ips -all v_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
launch_runs -jobs 6 v_pruned_2_synth_1
[Mon May 20 20:51:52 2024] Launched v_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/v_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name input_vector -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {input_vector} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {192} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/input_vector.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips input_vector]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'input_vector' to 'input_vector' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_vector'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'input_vector'...
catch { config_ip_cache -export [get_ips -all input_vector] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
launch_runs -jobs 6 input_vector_synth_1
[Mon May 20 20:53:32 2024] Launched input_vector_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/input_vector_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips u_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_pruned_1'...
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
reset_run u_pruned_1_synth_1
launch_runs -jobs 6 u_pruned_1_synth_1
[Mon May 20 21:13:44 2024] Launched u_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/u_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips u_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'u_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_pruned_2'...
catch { config_ip_cache -export [get_ips -all u_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -sync -force -quiet
reset_run u_pruned_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/u_pruned_2_synth_1

launch_runs -jobs 6 u_pruned_2_synth_1
[Mon May 20 21:14:43 2024] Launched u_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/u_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips v_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'v_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'v_pruned_1'...
catch { config_ip_cache -export [get_ips -all v_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -sync -force -quiet
reset_run v_pruned_1_synth_1
launch_runs -jobs 6 v_pruned_1_synth_1
[Mon May 20 21:17:46 2024] Launched v_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/v_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips v_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'v_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'v_pruned_2'...
catch { config_ip_cache -export [get_ips -all v_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -sync -force -quiet
reset_run v_pruned_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/v_pruned_2_synth_1

launch_runs -jobs 6 v_pruned_2_synth_1
[Mon May 20 21:19:14 2024] Launched v_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/v_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v
update_compile_order -fileset sim_1
set_property top tb_db_mask_u [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_mask_u' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_mask_u_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/mask_u_2/sim/mask_u_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_u_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/mask_u_1/sim/mask_u_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_u_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_mask_u
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_mask_u
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.mask_u_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.mask_u_2
Compiling module xil_defaultlib.db_mask_u
Compiling module xil_defaultlib.tb_db_mask_u
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_mask_u_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_db_mask_u_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 21:40:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_db_mask_u_behav -key {Behavioral:sim_1:Functional:tb_db_mask_u} -tclbatch {tb_db_mask_u.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /svd_kernel_tb1/clk was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/clk_en was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/rst was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/wea was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/v_kernel_instance_1/v_kernel_out was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/u_kernel_instance_1/svx was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_addr_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/u_kernel_instance_1/u_kernel_out_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/u_kernel_instance_1/u_kernel_out_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_addr was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/svd_kernel_fsm_instance_1/ram_adder_in_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_instance_1/adder/B was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_instance_2/adder/B was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_instance_1/adder/S was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/ram_adder_instance_2/adder/S was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/svd_kernel_fsm_instance_1/ram_adder_waddr was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/svd_kernel_fsm_instance_1/ram_adder_wea was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/svd_kernel_out_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/svd_kernel_out_2 was not found in the design.
source tb_db_mask_u.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_db_mask_u_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1501.867 ; gain = 375.957
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_mask_u/clk}} {{/tb_db_mask_u/sel}} {{/tb_db_mask_u/db_mask_u_ready}} {{/tb_db_mask_u/db_mask_u_out}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_mask_u' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_mask_u_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v" Line 75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1501.867 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_mask_u' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_mask_u_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/mask_u_2/sim/mask_u_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_u_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/mask_u_1/sim/mask_u_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_u_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_mask_u
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_mask_u
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1501.867 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_mask_u_behav xil_defaultlib.tb_db_mask_u xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.mask_u_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.mask_u_2
Compiling module xil_defaultlib.db_mask_u
Compiling module xil_defaultlib.tb_db_mask_u
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_mask_u_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_mask_u.uut.mask_u_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v" Line 75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1501.867 ; gain = 0.000
close [ open D:/project_2/project_2.srcs/sources_1/new/db_mask_v.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_mask_v.v
update_compile_order -fileset sources_1
close [ open D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v
update_compile_order -fileset sim_1
set_property top tb_db_u_pruned [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_db_u_pruned_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 22:28:20 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_db_u_pruned_behav -key {Behavioral:sim_1:Functional:tb_db_u_pruned} -tclbatch {tb_db_u_pruned.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_db_mask_u/clk was not found in the design.
WARNING: Simulation object /tb_db_mask_u/sel was not found in the design.
WARNING: Simulation object /tb_db_mask_u/db_mask_u_ready was not found in the design.
WARNING: Simulation object /tb_db_mask_u/db_mask_u_out was not found in the design.
source tb_db_u_pruned.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 105 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_db_u_pruned_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.188 ; gain = 276.320
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_pruned/clk}} {{/tb_db_u_pruned/db_u_pruned_sel}} {{/tb_db_u_pruned/db_u_pruned_addr1}} {{/tb_db_u_pruned/db_u_pruned_addr2}} {{/tb_db_u_pruned/db_u_pruned_ready}} {{/tb_db_u_pruned/db_u_pruned_out1}} {{/tb_db_u_pruned/db_u_pruned_out2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 105 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.270 ; gain = 0.000
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 125 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 125 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1778.270 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_pruned/uut/u_pruned_1_instance_1/doutb}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_pruned/uut/u_pruned_1_instance_1/douta}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_pruned/uut/u_pruned_2_instance_1/douta}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_pruned/uut/u_pruned_2_instance_1/doutb}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1778.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_pruned' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_pruned_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/sim/u_pruned_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/sim/u_pruned_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_pruned_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_pruned
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_pruned
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_pruned_behav xil_defaultlib.tb_db_u_pruned xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_1
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.u_pruned_2
Compiling module xil_defaultlib.db_u_pruned
Compiling module xil_defaultlib.tb_db_u_pruned
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_pruned_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_1_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_db_u_pruned.uut.u_pruned_2_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 135 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v" Line 86
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.270 ; gain = 0.000
close [ open D:/project_2/project_2.srcs/sources_1/new/db_v_pruned.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_v_pruned.v
update_compile_order -fileset sources_1
close [ open D:/project_2/project_2.srcs/sources_1/new/mask2addr.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/mask2addr.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v
update_compile_order -fileset sim_1
set_property top tb_mask2addr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_mask2addr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 21 11:02:58 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mask2addr_behav -key {Behavioral:sim_1:Functional:tb_mask2addr} -tclbatch {tb_mask2addr.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_db_u_pruned/clk was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_sel was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr2 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_ready was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out2 was not found in the design.
source tb_mask2addr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mask2addr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1827.199 ; gain = 48.930
set_property top mask2addr [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mask_to_addr> not found while processing module instance <uut> [D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mask2addr> not found while processing module instance <uut> [D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mask2addr_behav -key {Behavioral:sim_1:Functional:tb_mask2addr} -tclbatch {tb_mask2addr.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_db_u_pruned/clk was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_sel was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr2 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_ready was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out2 was not found in the design.
source tb_mask2addr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
At time                    0, mask = 00000000000000000000000000000000, addr =  0, valid = 0
At time                10000, mask = 10000000000000000000000000000000, addr =  0, valid = 0
At time                25000, mask = 10000000000000000000000000000000, addr = 31, valid = 1
At time                35000, mask = 10000000000000000000000000000000, addr = 31, valid = 0
At time               330000, mask = 00000000000000000000000000000001, addr = 31, valid = 0
At time               650000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               665000, mask = 10100000000000000110000000001101, addr =  0, valid = 1
At time               675000, mask = 10100000000000000110000000001101, addr =  0, valid = 0
At time               685000, mask = 10100000000000000110000000001101, addr = 31, valid = 1
At time               695000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               705000, mask = 10100000000000000110000000001101, addr = 29, valid = 1
At time               715000, mask = 10100000000000000110000000001101, addr = 29, valid = 0
At time               855000, mask = 10100000000000000110000000001101, addr = 14, valid = 1
At time               865000, mask = 10100000000000000110000000001101, addr = 13, valid = 1
At time               875000, mask = 10100000000000000110000000001101, addr = 13, valid = 0
At time               965000, mask = 10100000000000000110000000001101, addr =  3, valid = 1
At time               970000, mask = 10101010101010101010101010101010, addr =  3, valid = 1
At time               975000, mask = 10101010101010101010101010101010, addr =  2, valid = 1
At time               985000, mask = 10101010101010101010101010101010, addr =  2, valid = 0
At time               995000, mask = 10101010101010101010101010101010, addr =  0, valid = 1
At time              1005000, mask = 10101010101010101010101010101010, addr =  0, valid = 0
At time              1015000, mask = 10101010101010101010101010101010, addr = 31, valid = 1
At time              1025000, mask = 10101010101010101010101010101010, addr = 31, valid = 0
At time              1035000, mask = 10101010101010101010101010101010, addr = 29, valid = 1
At time              1045000, mask = 10101010101010101010101010101010, addr = 29, valid = 0
At time              1055000, mask = 10101010101010101010101010101010, addr = 27, valid = 1
At time              1065000, mask = 10101010101010101010101010101010, addr = 27, valid = 0
At time              1075000, mask = 10101010101010101010101010101010, addr = 25, valid = 1
At time              1085000, mask = 10101010101010101010101010101010, addr = 25, valid = 0
At time              1095000, mask = 10101010101010101010101010101010, addr = 23, valid = 1
At time              1105000, mask = 10101010101010101010101010101010, addr = 23, valid = 0
At time              1115000, mask = 10101010101010101010101010101010, addr = 21, valid = 1
At time              1125000, mask = 10101010101010101010101010101010, addr = 21, valid = 0
At time              1135000, mask = 10101010101010101010101010101010, addr = 19, valid = 1
At time              1145000, mask = 10101010101010101010101010101010, addr = 19, valid = 0
At time              1155000, mask = 10101010101010101010101010101010, addr = 17, valid = 1
At time              1165000, mask = 10101010101010101010101010101010, addr = 17, valid = 0
At time              1175000, mask = 10101010101010101010101010101010, addr = 15, valid = 1
At time              1185000, mask = 10101010101010101010101010101010, addr = 15, valid = 0
At time              1195000, mask = 10101010101010101010101010101010, addr = 13, valid = 1
At time              1205000, mask = 10101010101010101010101010101010, addr = 13, valid = 0
At time              1215000, mask = 10101010101010101010101010101010, addr = 11, valid = 1
At time              1225000, mask = 10101010101010101010101010101010, addr = 11, valid = 0
At time              1235000, mask = 10101010101010101010101010101010, addr =  9, valid = 1
At time              1245000, mask = 10101010101010101010101010101010, addr =  9, valid = 0
At time              1255000, mask = 10101010101010101010101010101010, addr =  7, valid = 1
At time              1265000, mask = 10101010101010101010101010101010, addr =  7, valid = 0
At time              1275000, mask = 10101010101010101010101010101010, addr =  5, valid = 1
At time              1285000, mask = 10101010101010101010101010101010, addr =  5, valid = 0
At time              1290000, mask = 11111111111111111111111111111111, addr =  5, valid = 0
At time              1295000, mask = 11111111111111111111111111111111, addr =  3, valid = 1
At time              1305000, mask = 11111111111111111111111111111111, addr =  3, valid = 0
At time              1315000, mask = 11111111111111111111111111111111, addr =  1, valid = 1
At time              1325000, mask = 11111111111111111111111111111111, addr =  1, valid = 0
At time              1345000, mask = 11111111111111111111111111111111, addr = 31, valid = 1
At time              1355000, mask = 11111111111111111111111111111111, addr = 30, valid = 1
At time              1365000, mask = 11111111111111111111111111111111, addr = 29, valid = 1
At time              1375000, mask = 11111111111111111111111111111111, addr = 28, valid = 1
At time              1385000, mask = 11111111111111111111111111111111, addr = 27, valid = 1
At time              1395000, mask = 11111111111111111111111111111111, addr = 26, valid = 1
At time              1405000, mask = 11111111111111111111111111111111, addr = 25, valid = 1
At time              1415000, mask = 11111111111111111111111111111111, addr = 24, valid = 1
At time              1425000, mask = 11111111111111111111111111111111, addr = 23, valid = 1
At time              1435000, mask = 11111111111111111111111111111111, addr = 22, valid = 1
At time              1445000, mask = 11111111111111111111111111111111, addr = 21, valid = 1
At time              1455000, mask = 11111111111111111111111111111111, addr = 20, valid = 1
At time              1465000, mask = 11111111111111111111111111111111, addr = 19, valid = 1
At time              1475000, mask = 11111111111111111111111111111111, addr = 18, valid = 1
At time              1485000, mask = 11111111111111111111111111111111, addr = 17, valid = 1
At time              1495000, mask = 11111111111111111111111111111111, addr = 16, valid = 1
At time              1505000, mask = 11111111111111111111111111111111, addr = 15, valid = 1
At time              1515000, mask = 11111111111111111111111111111111, addr = 14, valid = 1
At time              1525000, mask = 11111111111111111111111111111111, addr = 13, valid = 1
At time              1535000, mask = 11111111111111111111111111111111, addr = 12, valid = 1
At time              1545000, mask = 11111111111111111111111111111111, addr = 11, valid = 1
At time              1555000, mask = 11111111111111111111111111111111, addr = 10, valid = 1
At time              1565000, mask = 11111111111111111111111111111111, addr =  9, valid = 1
At time              1575000, mask = 11111111111111111111111111111111, addr =  8, valid = 1
At time              1585000, mask = 11111111111111111111111111111111, addr =  7, valid = 1
At time              1595000, mask = 11111111111111111111111111111111, addr =  6, valid = 1
At time              1605000, mask = 11111111111111111111111111111111, addr =  5, valid = 1
At time              1610000, mask = 11111111111111111111111111111111, addr =  0, valid = 0
$finish called at time : 1620 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mask2addr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, addr =  0, valid = 0
At time                10000, mask = 10000000000000000000000000000000, addr =  0, valid = 0
At time                25000, mask = 10000000000000000000000000000000, addr = 31, valid = 1
At time                35000, mask = 10000000000000000000000000000000, addr = 31, valid = 0
At time               330000, mask = 00000000000000000000000000000001, addr = 31, valid = 0
At time               650000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               665000, mask = 10100000000000000110000000001101, addr =  0, valid = 1
At time               675000, mask = 10100000000000000110000000001101, addr =  0, valid = 0
At time               685000, mask = 10100000000000000110000000001101, addr = 31, valid = 1
At time               695000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               705000, mask = 10100000000000000110000000001101, addr = 29, valid = 1
At time               715000, mask = 10100000000000000110000000001101, addr = 29, valid = 0
At time               855000, mask = 10100000000000000110000000001101, addr = 14, valid = 1
At time               865000, mask = 10100000000000000110000000001101, addr = 13, valid = 1
At time               875000, mask = 10100000000000000110000000001101, addr = 13, valid = 0
At time               965000, mask = 10100000000000000110000000001101, addr =  3, valid = 1
At time               970000, mask = 10101010101010101010101010101010, addr =  3, valid = 1
At time               975000, mask = 10101010101010101010101010101010, addr =  2, valid = 1
At time               985000, mask = 10101010101010101010101010101010, addr =  2, valid = 0
At time               995000, mask = 10101010101010101010101010101010, addr =  0, valid = 1
At time              1005000, mask = 10101010101010101010101010101010, addr =  0, valid = 0
At time              1015000, mask = 10101010101010101010101010101010, addr = 31, valid = 1
At time              1025000, mask = 10101010101010101010101010101010, addr = 31, valid = 0
At time              1035000, mask = 10101010101010101010101010101010, addr = 29, valid = 1
At time              1045000, mask = 10101010101010101010101010101010, addr = 29, valid = 0
At time              1055000, mask = 10101010101010101010101010101010, addr = 27, valid = 1
At time              1065000, mask = 10101010101010101010101010101010, addr = 27, valid = 0
At time              1075000, mask = 10101010101010101010101010101010, addr = 25, valid = 1
At time              1085000, mask = 10101010101010101010101010101010, addr = 25, valid = 0
At time              1095000, mask = 10101010101010101010101010101010, addr = 23, valid = 1
At time              1105000, mask = 10101010101010101010101010101010, addr = 23, valid = 0
At time              1115000, mask = 10101010101010101010101010101010, addr = 21, valid = 1
At time              1125000, mask = 10101010101010101010101010101010, addr = 21, valid = 0
At time              1135000, mask = 10101010101010101010101010101010, addr = 19, valid = 1
At time              1145000, mask = 10101010101010101010101010101010, addr = 19, valid = 0
At time              1155000, mask = 10101010101010101010101010101010, addr = 17, valid = 1
At time              1165000, mask = 10101010101010101010101010101010, addr = 17, valid = 0
At time              1175000, mask = 10101010101010101010101010101010, addr = 15, valid = 1
At time              1185000, mask = 10101010101010101010101010101010, addr = 15, valid = 0
At time              1195000, mask = 10101010101010101010101010101010, addr = 13, valid = 1
At time              1205000, mask = 10101010101010101010101010101010, addr = 13, valid = 0
At time              1215000, mask = 10101010101010101010101010101010, addr = 11, valid = 1
At time              1225000, mask = 10101010101010101010101010101010, addr = 11, valid = 0
At time              1235000, mask = 10101010101010101010101010101010, addr =  9, valid = 1
At time              1245000, mask = 10101010101010101010101010101010, addr =  9, valid = 0
At time              1255000, mask = 10101010101010101010101010101010, addr =  7, valid = 1
At time              1265000, mask = 10101010101010101010101010101010, addr =  7, valid = 0
At time              1275000, mask = 10101010101010101010101010101010, addr =  5, valid = 1
At time              1285000, mask = 10101010101010101010101010101010, addr =  5, valid = 0
At time              1290000, mask = 11111111111111111111111111111111, addr =  5, valid = 0
At time              1295000, mask = 11111111111111111111111111111111, addr =  3, valid = 1
At time              1305000, mask = 11111111111111111111111111111111, addr =  3, valid = 0
At time              1315000, mask = 11111111111111111111111111111111, addr =  1, valid = 1
At time              1325000, mask = 11111111111111111111111111111111, addr =  1, valid = 0
At time              1345000, mask = 11111111111111111111111111111111, addr = 31, valid = 1
At time              1355000, mask = 11111111111111111111111111111111, addr = 30, valid = 1
At time              1365000, mask = 11111111111111111111111111111111, addr = 29, valid = 1
At time              1375000, mask = 11111111111111111111111111111111, addr = 28, valid = 1
At time              1385000, mask = 11111111111111111111111111111111, addr = 27, valid = 1
At time              1395000, mask = 11111111111111111111111111111111, addr = 26, valid = 1
At time              1405000, mask = 11111111111111111111111111111111, addr = 25, valid = 1
At time              1415000, mask = 11111111111111111111111111111111, addr = 24, valid = 1
At time              1425000, mask = 11111111111111111111111111111111, addr = 23, valid = 1
At time              1435000, mask = 11111111111111111111111111111111, addr = 22, valid = 1
At time              1445000, mask = 11111111111111111111111111111111, addr = 21, valid = 1
At time              1455000, mask = 11111111111111111111111111111111, addr = 20, valid = 1
At time              1465000, mask = 11111111111111111111111111111111, addr = 19, valid = 1
At time              1475000, mask = 11111111111111111111111111111111, addr = 18, valid = 1
At time              1485000, mask = 11111111111111111111111111111111, addr = 17, valid = 1
At time              1495000, mask = 11111111111111111111111111111111, addr = 16, valid = 1
At time              1505000, mask = 11111111111111111111111111111111, addr = 15, valid = 1
At time              1515000, mask = 11111111111111111111111111111111, addr = 14, valid = 1
At time              1525000, mask = 11111111111111111111111111111111, addr = 13, valid = 1
At time              1535000, mask = 11111111111111111111111111111111, addr = 12, valid = 1
At time              1545000, mask = 11111111111111111111111111111111, addr = 11, valid = 1
At time              1555000, mask = 11111111111111111111111111111111, addr = 10, valid = 1
At time              1565000, mask = 11111111111111111111111111111111, addr =  9, valid = 1
At time              1575000, mask = 11111111111111111111111111111111, addr =  8, valid = 1
At time              1585000, mask = 11111111111111111111111111111111, addr =  7, valid = 1
At time              1595000, mask = 11111111111111111111111111111111, addr =  6, valid = 1
At time              1605000, mask = 11111111111111111111111111111111, addr =  5, valid = 1
At time              1610000, mask = 11111111111111111111111111111111, addr =  0, valid = 0
$finish called at time : 1620 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.672 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/addr}} {{/tb_mask2addr/valid}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, addr =  0, valid = 0
At time                10000, mask = 10000000000000000000000000000000, addr =  0, valid = 0
At time                25000, mask = 10000000000000000000000000000000, addr = 31, valid = 1
At time                35000, mask = 10000000000000000000000000000000, addr = 31, valid = 0
At time               330000, mask = 00000000000000000000000000000001, addr = 31, valid = 0
At time               650000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               665000, mask = 10100000000000000110000000001101, addr =  0, valid = 1
At time               675000, mask = 10100000000000000110000000001101, addr =  0, valid = 0
At time               685000, mask = 10100000000000000110000000001101, addr = 31, valid = 1
At time               695000, mask = 10100000000000000110000000001101, addr = 31, valid = 0
At time               705000, mask = 10100000000000000110000000001101, addr = 29, valid = 1
At time               715000, mask = 10100000000000000110000000001101, addr = 29, valid = 0
At time               855000, mask = 10100000000000000110000000001101, addr = 14, valid = 1
At time               865000, mask = 10100000000000000110000000001101, addr = 13, valid = 1
At time               875000, mask = 10100000000000000110000000001101, addr = 13, valid = 0
At time               965000, mask = 10100000000000000110000000001101, addr =  3, valid = 1
At time               970000, mask = 10101010101010101010101010101010, addr =  3, valid = 1
At time               975000, mask = 10101010101010101010101010101010, addr =  2, valid = 1
At time               985000, mask = 10101010101010101010101010101010, addr =  2, valid = 0
At time               995000, mask = 10101010101010101010101010101010, addr =  0, valid = 1
At time              1005000, mask = 10101010101010101010101010101010, addr =  0, valid = 0
At time              1015000, mask = 10101010101010101010101010101010, addr = 31, valid = 1
At time              1025000, mask = 10101010101010101010101010101010, addr = 31, valid = 0
At time              1035000, mask = 10101010101010101010101010101010, addr = 29, valid = 1
At time              1045000, mask = 10101010101010101010101010101010, addr = 29, valid = 0
At time              1055000, mask = 10101010101010101010101010101010, addr = 27, valid = 1
At time              1065000, mask = 10101010101010101010101010101010, addr = 27, valid = 0
At time              1075000, mask = 10101010101010101010101010101010, addr = 25, valid = 1
At time              1085000, mask = 10101010101010101010101010101010, addr = 25, valid = 0
At time              1095000, mask = 10101010101010101010101010101010, addr = 23, valid = 1
At time              1105000, mask = 10101010101010101010101010101010, addr = 23, valid = 0
At time              1115000, mask = 10101010101010101010101010101010, addr = 21, valid = 1
At time              1125000, mask = 10101010101010101010101010101010, addr = 21, valid = 0
At time              1135000, mask = 10101010101010101010101010101010, addr = 19, valid = 1
At time              1145000, mask = 10101010101010101010101010101010, addr = 19, valid = 0
At time              1155000, mask = 10101010101010101010101010101010, addr = 17, valid = 1
At time              1165000, mask = 10101010101010101010101010101010, addr = 17, valid = 0
At time              1175000, mask = 10101010101010101010101010101010, addr = 15, valid = 1
At time              1185000, mask = 10101010101010101010101010101010, addr = 15, valid = 0
At time              1195000, mask = 10101010101010101010101010101010, addr = 13, valid = 1
At time              1205000, mask = 10101010101010101010101010101010, addr = 13, valid = 0
At time              1215000, mask = 10101010101010101010101010101010, addr = 11, valid = 1
At time              1225000, mask = 10101010101010101010101010101010, addr = 11, valid = 0
At time              1235000, mask = 10101010101010101010101010101010, addr =  9, valid = 1
At time              1245000, mask = 10101010101010101010101010101010, addr =  9, valid = 0
At time              1255000, mask = 10101010101010101010101010101010, addr =  7, valid = 1
At time              1265000, mask = 10101010101010101010101010101010, addr =  7, valid = 0
At time              1275000, mask = 10101010101010101010101010101010, addr =  5, valid = 1
At time              1285000, mask = 10101010101010101010101010101010, addr =  5, valid = 0
At time              1290000, mask = 11111111111111111111111111111111, addr =  5, valid = 0
At time              1295000, mask = 11111111111111111111111111111111, addr =  3, valid = 1
At time              1305000, mask = 11111111111111111111111111111111, addr =  3, valid = 0
At time              1315000, mask = 11111111111111111111111111111111, addr =  1, valid = 1
At time              1325000, mask = 11111111111111111111111111111111, addr =  1, valid = 0
At time              1345000, mask = 11111111111111111111111111111111, addr = 31, valid = 1
At time              1355000, mask = 11111111111111111111111111111111, addr = 30, valid = 1
At time              1365000, mask = 11111111111111111111111111111111, addr = 29, valid = 1
At time              1375000, mask = 11111111111111111111111111111111, addr = 28, valid = 1
At time              1385000, mask = 11111111111111111111111111111111, addr = 27, valid = 1
At time              1395000, mask = 11111111111111111111111111111111, addr = 26, valid = 1
At time              1405000, mask = 11111111111111111111111111111111, addr = 25, valid = 1
At time              1415000, mask = 11111111111111111111111111111111, addr = 24, valid = 1
At time              1425000, mask = 11111111111111111111111111111111, addr = 23, valid = 1
At time              1435000, mask = 11111111111111111111111111111111, addr = 22, valid = 1
At time              1445000, mask = 11111111111111111111111111111111, addr = 21, valid = 1
At time              1455000, mask = 11111111111111111111111111111111, addr = 20, valid = 1
At time              1465000, mask = 11111111111111111111111111111111, addr = 19, valid = 1
At time              1475000, mask = 11111111111111111111111111111111, addr = 18, valid = 1
At time              1485000, mask = 11111111111111111111111111111111, addr = 17, valid = 1
At time              1495000, mask = 11111111111111111111111111111111, addr = 16, valid = 1
At time              1505000, mask = 11111111111111111111111111111111, addr = 15, valid = 1
At time              1515000, mask = 11111111111111111111111111111111, addr = 14, valid = 1
At time              1525000, mask = 11111111111111111111111111111111, addr = 13, valid = 1
At time              1535000, mask = 11111111111111111111111111111111, addr = 12, valid = 1
At time              1545000, mask = 11111111111111111111111111111111, addr = 11, valid = 1
At time              1555000, mask = 11111111111111111111111111111111, addr = 10, valid = 1
At time              1565000, mask = 11111111111111111111111111111111, addr =  9, valid = 1
At time              1575000, mask = 11111111111111111111111111111111, addr =  8, valid = 1
At time              1585000, mask = 11111111111111111111111111111111, addr =  7, valid = 1
At time              1595000, mask = 11111111111111111111111111111111, addr =  6, valid = 1
At time              1605000, mask = 11111111111111111111111111111111, addr =  5, valid = 1
At time              1610000, mask = 11111111111111111111111111111111, addr =  0, valid = 0
$finish called at time : 1620 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Mask: 00000000000000000000000000000001
Count:  1
Addresses:
Address 0: 31

Mask: 10000000000000000000000000000000
Count:  1
Addresses:
Address 0: 0

Mask: 10101010101010101010101010101010
Count: 16
Addresses:
Address 0: 0
Address 1: 2
Address 2: 4
Address 3: 6
Address 4: 8
Address 5: 10
Address 6: 12
Address 7: 14
Address 8: 16
Address 9: 18
Address 10: 20
Address 11: 22
Address 12: 24
Address 13: 26
Address 14: 28
Address 15: 30

Mask: 11111111111111111111111111111111
Count:  0
Addresses:

Mask: 00000000000000000000000011111111
Count:  8
Addresses:
Address 0: 24
Address 1: 25
Address 2: 26
Address 3: 27
Address 4: 28
Address 5: 29
Address 6: 30
Address 7: 31

Mask: 00000000000000001111111100000000
Count:  8
Addresses:
Address 0: 16
Address 1: 17
Address 2: 18
Address 3: 19
Address 4: 20
Address 5: 21
Address 6: 22
Address 7: 23

Mask: 11110000111100001111000011110000
Count: 16
Addresses:
Address 0: 0
Address 1: 1
Address 2: 2
Address 3: 3
Address 4: 8
Address 5: 9
Address 6: 10
Address 7: 11
Address 8: 16
Address 9: 17
Address 10: 18
Address 11: 19
Address 12: 24
Address 13: 25
Address 14: 26
Address 15: 27

$stop called at time : 70 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.672 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/mask}} {{/tb_mask2addr/addrs}} {{/tb_mask2addr/count}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Mask: 00000000000000000000000000000001
Count:  1
Addresses:
Address 0: 31

Mask: 10000000000000000000000000000000
Count:  1
Addresses:
Address 0: 0

Mask: 10101010101010101010101010101010
Count: 16
Addresses:
Address 0: 0
Address 1: 2
Address 2: 4
Address 3: 6
Address 4: 8
Address 5: 10
Address 6: 12
Address 7: 14
Address 8: 16
Address 9: 18
Address 10: 20
Address 11: 22
Address 12: 24
Address 13: 26
Address 14: 28
Address 15: 30

Mask: 11111111111111111111111111111111
Count:  0
Addresses:

Mask: 00000000000000000000000011111111
Count:  8
Addresses:
Address 0: 24
Address 1: 25
Address 2: 26
Address 3: 27
Address 4: 28
Address 5: 29
Address 6: 30
Address 7: 31

Mask: 00000000000000001111111100000000
Count:  8
Addresses:
Address 0: 16
Address 1: 17
Address 2: 18
Address 3: 19
Address 4: 20
Address 5: 21
Address 6: 22
Address 7: 23

Mask: 11110000111100001111000011110000
Count: 16
Addresses:
Address 0: 0
Address 1: 1
Address 2: 2
Address 3: 3
Address 4: 8
Address 5: 9
Address 6: 10
Address 7: 11
Address 8: 16
Address 9: 17
Address 10: 18
Address 11: 19
Address 12: 24
Address 13: 25
Address 14: 26
Address 15: 27

$stop called at time : 70 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011110, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011100, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011011, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011010, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               740000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 960 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/clk_en}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask_ready}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/valid}} {{/tb_mask2addr/out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011110, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011100, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011011, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011010, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               740000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 960 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011110, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011100, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011011, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011010, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               800000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1020 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011110, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011100, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011011, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011010, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               840000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1060 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011110, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011100, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011011, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011010, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               870000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1090 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 0
At time               290000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               310000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               330000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               350000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               490000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               510000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               530000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               550000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               570000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               870000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1090 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 0
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time               970000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1190 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011101, valid = 0
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               590000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1010000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1230 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/uut/count}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/uut/counter}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/uut/addrs}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'out' [D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'out' [D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz10111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz11001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz01111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = zzzzzzzzzzzzzzzzzzzzzzzzzzz00000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000010111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000001, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000011, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000100, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000110, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001001, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001011, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001100, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001110, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001001, valid = 0
At time               630000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010000, valid = 1
At time               650000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010001, valid = 1
At time               670000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010010, valid = 1
At time               690000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010011, valid = 1
At time               710000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010100, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010101, valid = 1
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010111, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011000, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011010, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011011, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011100, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011101, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011110, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011111, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1030000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1250 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001011, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001100, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001110, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001111, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 0
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010000, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010001, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010010, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010011, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010100, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010101, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010111, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011000, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011010, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011011, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011100, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011101, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011110, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011111, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1150000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1370 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001011, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001100, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001110, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001111, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 0
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010000, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010001, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010010, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010011, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010100, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010101, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010111, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011000, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011010, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011011, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011100, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011101, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011110, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011111, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1150000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1370 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001011, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001100, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001110, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001111, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 0
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010000, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010001, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010010, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010011, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010100, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010101, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010111, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011000, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011010, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011011, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011100, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011101, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011110, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011111, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1170000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1390 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = 00000000000000000000000000000000, out = 00000000000000000000000000000000, valid = 0
At time                50000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000000, valid = 1
At time                90000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000010, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000101, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000000111, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001000, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001010, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001101, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000001111, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010000, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010010, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010101, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000010111, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011000, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011010, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011101, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 00000000000000000000000000011111, valid = 1
At time               390000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000011111, valid = 0
At time               410000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000000, valid = 1
At time               430000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000001, valid = 1
At time               450000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000010, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000011, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000100, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000101, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000110, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000000111, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001000, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001001, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001010, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001011, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001100, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001101, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001110, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 00000000000000000000000000001111, valid = 1
At time               730000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000001111, valid = 0
At time               750000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010000, valid = 1
At time               770000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010001, valid = 1
At time               790000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010010, valid = 1
At time               810000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010011, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010100, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010101, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010110, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000010111, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011000, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011001, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011010, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011011, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011100, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011101, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011110, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000011111, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 00000000000000000000000000000000, valid = 0
At time              1170000, mask = 11111111111111111111111111111111, out = 00000000000000000000000000000000, valid = 0
$finish called at time : 1590 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               750000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               790000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               810000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               830000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               850000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               870000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               890000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               910000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               930000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               950000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               970000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               990000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time              1010000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time              1030000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time              1050000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time              1070000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time              1090000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time              1430000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1450000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time              1470000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time              1490000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time              1510000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time              1530000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time              1550000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time              1570000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time              1590000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time              1610000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time              1630000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1650000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1670000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1690000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1710000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1730000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1750000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1770000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              2150000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 2830 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1630 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111110, out = 00000, valid = 0
At time              1210000, mask = 11111111111111111111111111111110, out = 00000, valid = 1
At time              1230000, mask = 11111111111111111111111111111110, out = 00001, valid = 1
At time              1250000, mask = 11111111111111111111111111111110, out = 00010, valid = 1
At time              1270000, mask = 11111111111111111111111111111110, out = 00011, valid = 1
At time              1290000, mask = 11111111111111111111111111111110, out = 00100, valid = 1
At time              1310000, mask = 11111111111111111111111111111110, out = 00101, valid = 1
At time              1330000, mask = 11111111111111111111111111111110, out = 00110, valid = 1
At time              1350000, mask = 11111111111111111111111111111110, out = 00111, valid = 1
At time              1370000, mask = 11111111111111111111111111111110, out = 01000, valid = 1
At time              1390000, mask = 11111111111111111111111111111110, out = 01001, valid = 1
At time              1410000, mask = 11111111111111111111111111111110, out = 01010, valid = 1
At time              1430000, mask = 11111111111111111111111111111110, out = 01011, valid = 1
At time              1450000, mask = 11111111111111111111111111111110, out = 01100, valid = 1
At time              1470000, mask = 11111111111111111111111111111110, out = 01101, valid = 1
At time              1490000, mask = 11111111111111111111111111111110, out = 01110, valid = 1
At time              1510000, mask = 11111111111111111111111111111110, out = 01111, valid = 1
At time              1530000, mask = 11111111111111111111111111111110, out = 10000, valid = 1
At time              1550000, mask = 11111111111111111111111111111110, out = 10001, valid = 1
At time              1570000, mask = 11111111111111111111111111111110, out = 10010, valid = 1
At time              1590000, mask = 11111111111111111111111111111110, out = 10011, valid = 1
At time              1610000, mask = 11111111111111111111111111111110, out = 10100, valid = 1
$finish called at time : 1630 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 00000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 01000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 01001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 01010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 01011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 01100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 01101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 01110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 01111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111110, out = 00000, valid = 0
At time              1210000, mask = 11111111111111111111111111111110, out = 00000, valid = 1
At time              1230000, mask = 11111111111111111111111111111110, out = 00001, valid = 1
At time              1250000, mask = 11111111111111111111111111111110, out = 00010, valid = 1
At time              1270000, mask = 11111111111111111111111111111110, out = 00011, valid = 1
At time              1290000, mask = 11111111111111111111111111111110, out = 00100, valid = 1
At time              1310000, mask = 11111111111111111111111111111110, out = 00101, valid = 1
At time              1330000, mask = 11111111111111111111111111111110, out = 00110, valid = 1
At time              1350000, mask = 11111111111111111111111111111110, out = 00111, valid = 1
At time              1370000, mask = 11111111111111111111111111111110, out = 01000, valid = 1
At time              1390000, mask = 11111111111111111111111111111110, out = 01001, valid = 1
At time              1410000, mask = 11111111111111111111111111111110, out = 01010, valid = 1
At time              1430000, mask = 11111111111111111111111111111110, out = 01011, valid = 1
At time              1450000, mask = 11111111111111111111111111111110, out = 01100, valid = 1
At time              1470000, mask = 11111111111111111111111111111110, out = 01101, valid = 1
At time              1490000, mask = 11111111111111111111111111111110, out = 01110, valid = 1
At time              1510000, mask = 11111111111111111111111111111110, out = 01111, valid = 1
At time              1530000, mask = 11111111111111111111111111111110, out = 00000, valid = 1
At time              1550000, mask = 11111111111111111111111111111110, out = 00001, valid = 1
At time              1570000, mask = 11111111111111111111111111111110, out = 00010, valid = 1
At time              1590000, mask = 11111111111111111111111111111110, out = 00011, valid = 1
At time              1610000, mask = 11111111111111111111111111111110, out = 00100, valid = 1
$finish called at time : 1630 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111110, out = 00000, valid = 0
At time              1210000, mask = 11111111111111111111111111111110, out = 00000, valid = 1
At time              1230000, mask = 11111111111111111111111111111110, out = 00001, valid = 1
At time              1250000, mask = 11111111111111111111111111111110, out = 00010, valid = 1
At time              1270000, mask = 11111111111111111111111111111110, out = 00011, valid = 1
At time              1290000, mask = 11111111111111111111111111111110, out = 00100, valid = 1
At time              1310000, mask = 11111111111111111111111111111110, out = 00101, valid = 1
At time              1330000, mask = 11111111111111111111111111111110, out = 00110, valid = 1
At time              1350000, mask = 11111111111111111111111111111110, out = 00111, valid = 1
At time              1370000, mask = 11111111111111111111111111111110, out = 01000, valid = 1
At time              1390000, mask = 11111111111111111111111111111110, out = 01001, valid = 1
At time              1410000, mask = 11111111111111111111111111111110, out = 01010, valid = 1
At time              1430000, mask = 11111111111111111111111111111110, out = 01011, valid = 1
At time              1450000, mask = 11111111111111111111111111111110, out = 01100, valid = 1
At time              1470000, mask = 11111111111111111111111111111110, out = 01101, valid = 1
At time              1490000, mask = 11111111111111111111111111111110, out = 01110, valid = 1
At time              1510000, mask = 11111111111111111111111111111110, out = 01111, valid = 1
At time              1530000, mask = 11111111111111111111111111111110, out = 10000, valid = 1
At time              1550000, mask = 11111111111111111111111111111110, out = 10001, valid = 1
At time              1570000, mask = 11111111111111111111111111111110, out = 10010, valid = 1
At time              1590000, mask = 11111111111111111111111111111110, out = 10011, valid = 1
At time              1610000, mask = 11111111111111111111111111111110, out = 10100, valid = 1
$finish called at time : 1630 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 00000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 01000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 01001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 01010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 01011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 01100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 01101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 01110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 01111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 00000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 01000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 01001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 01010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 01011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 01100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 01101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 01110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 01111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 00000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 01000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 01001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 01010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 01011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 01100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 01101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 01110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 01111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 00000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 00001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 00010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 00011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 00100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 00101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 00110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 00111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 01000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 01001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 01010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 01011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 01100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 01101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 01110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 01111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
At time              1210000, mask = 11111111111111111111111111111111, out = 00000, valid = 1
At time              1230000, mask = 11111111111111111111111111111111, out = 00001, valid = 1
At time              1250000, mask = 11111111111111111111111111111111, out = 00010, valid = 1
At time              1270000, mask = 11111111111111111111111111111111, out = 00011, valid = 1
At time              1290000, mask = 11111111111111111111111111111111, out = 00100, valid = 1
At time              1310000, mask = 11111111111111111111111111111111, out = 00101, valid = 1
At time              1330000, mask = 11111111111111111111111111111111, out = 00110, valid = 1
At time              1350000, mask = 11111111111111111111111111111111, out = 00111, valid = 1
At time              1370000, mask = 11111111111111111111111111111111, out = 01000, valid = 1
At time              1390000, mask = 11111111111111111111111111111111, out = 01001, valid = 1
At time              1410000, mask = 11111111111111111111111111111111, out = 01010, valid = 1
At time              1430000, mask = 11111111111111111111111111111111, out = 01011, valid = 1
At time              1450000, mask = 11111111111111111111111111111111, out = 01100, valid = 1
At time              1470000, mask = 11111111111111111111111111111111, out = 01101, valid = 1
At time              1490000, mask = 11111111111111111111111111111111, out = 01110, valid = 1
At time              1510000, mask = 11111111111111111111111111111111, out = 01111, valid = 1
At time              1530000, mask = 11111111111111111111111111111111, out = 00000, valid = 1
At time              1550000, mask = 11111111111111111111111111111111, out = 00001, valid = 1
At time              1570000, mask = 11111111111111111111111111111111, out = 00010, valid = 1
At time              1590000, mask = 11111111111111111111111111111111, out = 00011, valid = 1
At time              1610000, mask = 11111111111111111111111111111111, out = 00100, valid = 1
At time              1630000, mask = 11111111111111111111111111111111, out = 00101, valid = 1
At time              1650000, mask = 11111111111111111111111111111111, out = 00110, valid = 1
At time              1670000, mask = 11111111111111111111111111111111, out = 00111, valid = 1
At time              1690000, mask = 11111111111111111111111111111111, out = 01000, valid = 1
At time              1710000, mask = 11111111111111111111111111111111, out = 01001, valid = 1
At time              1730000, mask = 11111111111111111111111111111111, out = 01010, valid = 1
At time              1750000, mask = 11111111111111111111111111111111, out = 01011, valid = 1
At time              1770000, mask = 11111111111111111111111111111111, out = 01100, valid = 1
At time              1790000, mask = 11111111111111111111111111111111, out = 01101, valid = 1
At time              1810000, mask = 11111111111111111111111111111111, out = 01110, valid = 1
At time              1830000, mask = 11111111111111111111111111111111, out = 01111, valid = 1
At time              1850000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 10100101101001011010010110100101, out = 00000, valid = 1
At time               110000, mask = 10100101101001011010010110100101, out = 00010, valid = 1
At time               130000, mask = 10100101101001011010010110100101, out = 00101, valid = 1
At time               150000, mask = 10100101101001011010010110100101, out = 00111, valid = 1
At time               170000, mask = 10100101101001011010010110100101, out = 01000, valid = 1
At time               190000, mask = 10100101101001011010010110100101, out = 01010, valid = 1
At time               210000, mask = 10100101101001011010010110100101, out = 01101, valid = 1
At time               230000, mask = 10100101101001011010010110100101, out = 01111, valid = 1
At time               250000, mask = 10100101101001011010010110100101, out = 10000, valid = 1
At time               270000, mask = 10100101101001011010010110100101, out = 10010, valid = 1
At time               290000, mask = 10100101101001011010010110100101, out = 10101, valid = 1
At time               310000, mask = 10100101101001011010010110100101, out = 10111, valid = 1
At time               330000, mask = 10100101101001011010010110100101, out = 11000, valid = 1
At time               350000, mask = 10100101101001011010010110100101, out = 11010, valid = 1
At time               370000, mask = 10100101101001011010010110100101, out = 11101, valid = 1
At time               390000, mask = 10100101101001011010010110100101, out = 11111, valid = 1
At time               410000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 11111111111111110000000000000000, out = 00000, valid = 1
At time               470000, mask = 11111111111111110000000000000000, out = 00001, valid = 1
At time               490000, mask = 11111111111111110000000000000000, out = 00010, valid = 1
At time               510000, mask = 11111111111111110000000000000000, out = 00011, valid = 1
At time               530000, mask = 11111111111111110000000000000000, out = 00100, valid = 1
At time               550000, mask = 11111111111111110000000000000000, out = 00101, valid = 1
At time               570000, mask = 11111111111111110000000000000000, out = 00110, valid = 1
At time               590000, mask = 11111111111111110000000000000000, out = 00111, valid = 1
At time               610000, mask = 11111111111111110000000000000000, out = 01000, valid = 1
At time               630000, mask = 11111111111111110000000000000000, out = 01001, valid = 1
At time               650000, mask = 11111111111111110000000000000000, out = 01010, valid = 1
At time               670000, mask = 11111111111111110000000000000000, out = 01011, valid = 1
At time               690000, mask = 11111111111111110000000000000000, out = 01100, valid = 1
At time               710000, mask = 11111111111111110000000000000000, out = 01101, valid = 1
At time               730000, mask = 11111111111111110000000000000000, out = 01110, valid = 1
At time               750000, mask = 11111111111111110000000000000000, out = 01111, valid = 1
At time               770000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000001111111111111111, out = 10000, valid = 1
At time               830000, mask = 00000000000000001111111111111111, out = 10001, valid = 1
At time               850000, mask = 00000000000000001111111111111111, out = 10010, valid = 1
At time               870000, mask = 00000000000000001111111111111111, out = 10011, valid = 1
At time               890000, mask = 00000000000000001111111111111111, out = 10100, valid = 1
At time               910000, mask = 00000000000000001111111111111111, out = 10101, valid = 1
At time               930000, mask = 00000000000000001111111111111111, out = 10110, valid = 1
At time               950000, mask = 00000000000000001111111111111111, out = 10111, valid = 1
At time               970000, mask = 00000000000000001111111111111111, out = 11000, valid = 1
At time               990000, mask = 00000000000000001111111111111111, out = 11001, valid = 1
At time              1010000, mask = 00000000000000001111111111111111, out = 11010, valid = 1
At time              1030000, mask = 00000000000000001111111111111111, out = 11011, valid = 1
At time              1050000, mask = 00000000000000001111111111111111, out = 11100, valid = 1
At time              1070000, mask = 00000000000000001111111111111111, out = 11101, valid = 1
At time              1090000, mask = 00000000000000001111111111111111, out = 11110, valid = 1
At time              1110000, mask = 00000000000000001111111111111111, out = 11111, valid = 1
At time              1130000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
At time              1210000, mask = 11111111111111111111111111111111, out = 00000, valid = 1
At time              1230000, mask = 11111111111111111111111111111111, out = 00001, valid = 1
At time              1250000, mask = 11111111111111111111111111111111, out = 00010, valid = 1
At time              1270000, mask = 11111111111111111111111111111111, out = 00011, valid = 1
At time              1290000, mask = 11111111111111111111111111111111, out = 00100, valid = 1
At time              1310000, mask = 11111111111111111111111111111111, out = 00101, valid = 1
At time              1330000, mask = 11111111111111111111111111111111, out = 00110, valid = 1
At time              1350000, mask = 11111111111111111111111111111111, out = 00111, valid = 1
At time              1370000, mask = 11111111111111111111111111111111, out = 01000, valid = 1
At time              1390000, mask = 11111111111111111111111111111111, out = 01001, valid = 1
At time              1410000, mask = 11111111111111111111111111111111, out = 01010, valid = 1
At time              1430000, mask = 11111111111111111111111111111111, out = 01011, valid = 1
At time              1450000, mask = 11111111111111111111111111111111, out = 01100, valid = 1
At time              1470000, mask = 11111111111111111111111111111111, out = 01101, valid = 1
At time              1490000, mask = 11111111111111111111111111111111, out = 01110, valid = 1
At time              1510000, mask = 11111111111111111111111111111111, out = 01111, valid = 1
At time              1530000, mask = 11111111111111111111111111111111, out = 10000, valid = 1
At time              1550000, mask = 11111111111111111111111111111111, out = 10001, valid = 1
At time              1570000, mask = 11111111111111111111111111111111, out = 10010, valid = 1
At time              1590000, mask = 11111111111111111111111111111111, out = 10011, valid = 1
At time              1610000, mask = 11111111111111111111111111111111, out = 10100, valid = 1
At time              1630000, mask = 11111111111111111111111111111111, out = 10101, valid = 1
At time              1650000, mask = 11111111111111111111111111111111, out = 10110, valid = 1
At time              1670000, mask = 11111111111111111111111111111111, out = 10111, valid = 1
At time              1690000, mask = 11111111111111111111111111111111, out = 11000, valid = 1
At time              1710000, mask = 11111111111111111111111111111111, out = 11001, valid = 1
At time              1730000, mask = 11111111111111111111111111111111, out = 11010, valid = 1
At time              1750000, mask = 11111111111111111111111111111111, out = 11011, valid = 1
At time              1770000, mask = 11111111111111111111111111111111, out = 11100, valid = 1
At time              1790000, mask = 11111111111111111111111111111111, out = 11101, valid = 1
At time              1810000, mask = 11111111111111111111111111111111, out = 11110, valid = 1
At time              1830000, mask = 11111111111111111111111111111111, out = 11111, valid = 1
At time              1850000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              1070000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              1090000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
At time              1210000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 169
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(ADDR_WIDTH=5)
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 10100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time               430000, mask = 11111111111111110000000000000000, out = 00000, valid = 0
At time               450000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time               790000, mask = 00000000000000001111111111111111, out = 00000, valid = 0
At time               810000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              1070000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              1090000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1190000, mask = 11111111111111111111111111111111, out = 00000, valid = 0
At time              1210000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
$finish called at time : 1870 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" Line 248
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time               430000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time               450000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time               790000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time               810000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1070000, mask = 111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000, out = 00000, valid = 0
At time              1090000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1150000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1170000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1190000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1210000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              1870000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              1890000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              1910000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              1930000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              1950000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              1970000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              1990000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2010000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2030000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              2070000, mask = 111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              2090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              2110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              2130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              2150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              2170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              2190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              2210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              2230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              2250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              2270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              2290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              2310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              2330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              2350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              2370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              2390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              2410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              2430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              2530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              2550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              2570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              2590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              2610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              2630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              2650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              2670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              2750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              2770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              2790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              2810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              2830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              2850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              2870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              2890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              2910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              2930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              2950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              2970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              2990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              3010000, mask = 00000000000000000000000000000000, out = 1011110, valid = 1
At time              3030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              3050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              3110000, mask = 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              3130000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              3150000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              3170000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              3190000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              3210000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              3230000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              3250000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              3270000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              3290000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              3310000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              3330000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              3350000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              3370000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              3390000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              3410000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              3430000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              3450000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              3470000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              3490000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              3510000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              3530000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              3550000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              3570000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              3590000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              3610000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              3630000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              3650000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              3670000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              3690000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              3710000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              3730000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              3750000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              3770000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              3790000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              3810000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              3830000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              3850000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              3870000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              3890000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              3910000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              3930000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              3950000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              3970000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              3990000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              4010000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              4030000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              4050000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              4070000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              4090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              4110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              4130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              4150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              4170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              4190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              4210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              4230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              4250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              4270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              4290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              4310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              4330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              4350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              4370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              4390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              4410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              4430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              4450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              4470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              4490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              4510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              4530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              4550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              4570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              4590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              4610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              4630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              4650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              4670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              4690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              4710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              4730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              4750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              4770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              4790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              4810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              4830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              4850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              4870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              4890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              4910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              4930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              4950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              4970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              4990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time               430000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time               450000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time               790000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time               810000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1310000, mask = 111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000, out = 00000, valid = 0
At time              1330000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              1870000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              1890000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              1910000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              1930000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              1950000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              1970000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              1990000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2010000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2030000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2050000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2070000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              2090000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              2110000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              2130000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              2150000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              2170000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              2190000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              2210000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              2230000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2250000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2270000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2290000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              2550000, mask = 111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              2570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              2590000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              2610000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              2630000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              2650000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              2670000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              2690000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              2710000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              2730000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              2750000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              2770000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              2790000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              2810000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              2830000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              2850000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              2870000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              2890000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              2910000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2930000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2950000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2970000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2990000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              3010000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              3030000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              3050000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              3070000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              3090000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              3110000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              3130000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              3150000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              3170000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              3190000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              3210000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              3230000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              3250000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              3270000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              3290000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              3310000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              3330000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              3350000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              3370000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              3390000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              3410000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              3430000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              3450000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              3470000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              3490000, mask = 00000000000000000000000000000000, out = 1011110, valid = 1
At time              3510000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              3530000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              3830000, mask = 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              3850000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              3870000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              3890000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              3910000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              3930000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              3950000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              3970000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              3990000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              4010000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              4030000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              4050000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              4070000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              4090000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              4110000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              4130000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              4150000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              4170000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              4190000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              4210000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              4230000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              4250000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              4270000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              4290000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              4310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              4330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              4350000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              4370000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              4390000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              4410000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              4430000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              4450000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              4470000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              4490000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              4510000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              4530000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              4550000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              4570000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              4590000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              4610000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              4630000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              4650000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              4670000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              4690000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              4710000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              4730000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              4750000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              4770000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              4790000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              4810000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              4830000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              4850000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              4870000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              4890000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              4910000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              4930000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              4950000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              4970000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              4990000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time               430000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time               450000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time               790000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time               810000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1070000, mask = 111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000, out = 00000, valid = 0
At time              1090000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1150000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1170000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1190000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1210000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              1870000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              1890000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              1910000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              1930000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              1950000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              1970000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              1990000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2010000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2030000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              2070000, mask = 111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              2090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              2110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              2130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              2150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              2170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              2190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              2210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              2230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              2250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              2270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              2290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              2310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              2330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              2350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              2370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              2390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              2410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              2430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              2530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              2550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              2570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              2590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              2610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              2630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              2650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              2670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              2750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              2770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              2790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              2810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              2830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              2850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              2870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              2890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              2910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              2930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              2950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              2970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              2990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              3010000, mask = 00000000000000000000000000000000, out = 1011110, valid = 1
At time              3030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              3050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              3110000, mask = 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              3130000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              3150000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              3170000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              3190000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              3210000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              3230000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              3250000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              3270000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              3290000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              3310000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              3330000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              3350000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              3370000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              3390000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              3410000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              3430000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              3450000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              3470000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              3490000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              3510000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              3530000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              3550000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              3570000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              3590000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              3610000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              3630000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              3650000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              3670000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              3690000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              3710000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              3730000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              3750000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              3770000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              3790000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              3810000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              3830000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              3850000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              3870000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              3890000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              3910000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              3930000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              3950000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              3970000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              3990000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              4010000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              4030000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              4050000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              4070000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              4090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              4110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              4130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              4150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              4170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              4190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              4210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              4230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              4250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              4270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              4290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              4310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              4330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              4350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              4370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              4390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              4410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              4430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              4450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              4470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              4490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              4510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              4530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              4550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              4570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              4590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              4610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              4630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              4650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              4670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              4690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              4710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              4730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              4750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              4770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              4790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              4810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              4830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              4850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              4870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              4890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              4910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              4930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              4950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              4970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              4990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {64} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/input_vector_tile_size_2.coe}] [get_ips input_vector]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'input_vector'...
catch { config_ip_cache -export [get_ips -all input_vector] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
reset_run input_vector_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/input_vector_synth_1

launch_runs -jobs 6 input_vector_synth_1
[Tue May 21 20:46:44 2024] Launched input_vector_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/input_vector_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_1.coe}] [get_ips s_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_1'...
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
reset_run s_pruned_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/s_pruned_1_synth_1

launch_runs -jobs 6 s_pruned_1_synth_1
[Tue May 21 20:50:26 2024] Launched s_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/s_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_2.coe}] [get_ips s_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_2'...
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
reset_run s_pruned_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/s_pruned_2_synth_1

launch_runs -jobs 6 s_pruned_2_synth_1
[Tue May 21 20:52:33 2024] Launched s_pruned_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/s_pruned_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_1.coe}] [get_ips s_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_1'...
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP s_pruned_1, cache-ID = 4ac56142d9f8b7eb; cache size = 24.163 MB.
catch { [ delete_ip_run [get_ips -all s_pruned_1] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/s_pruned_1_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci' from fileset 's_pruned_1' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci'
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_2.coe}] [get_ips s_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 's_pruned_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 's_pruned_2'...
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP s_pruned_2, cache-ID = 0ac3521ed0a57f2f; cache size = 24.163 MB.
catch { [ delete_ip_run [get_ips -all s_pruned_2] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/s_pruned_2_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci' from fileset 's_pruned_2' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci'
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/input_vector_tile_size_2.coe}] [get_ips input_vector]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'input_vector'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'input_vector'...
catch { config_ip_cache -export [get_ips -all input_vector] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP input_vector, cache-ID = fb2b29f623bcb0d5; cache size = 24.163 MB.
catch { [ delete_ip_run [get_ips -all input_vector] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/input_vector_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci' from fileset 'input_vector' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci'
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips u_pruned_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to 'no_coe_file_loaded' has been ignored for IP 'u_pruned_1'
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'u_pruned_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_pruned_1'...
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
reset_run u_pruned_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/u_pruned_1_synth_1

launch_runs -jobs 6 u_pruned_1_synth_1
[Tue May 21 21:09:56 2024] Launched u_pruned_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/u_pruned_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_u_1.coe}] [get_ips mask_u_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_u_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_u_1'...
catch { config_ip_cache -export [get_ips -all mask_u_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -no_script -sync -force -quiet
reset_run mask_u_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/mask_u_1_synth_1

launch_runs -jobs 6 mask_u_1_synth_1
[Tue May 21 21:16:08 2024] Launched mask_u_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_u_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_u_2.coe}] [get_ips mask_u_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_u_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_u_2'...
catch { config_ip_cache -export [get_ips -all mask_u_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -no_script -sync -force -quiet
reset_run mask_u_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/mask_u_2_synth_1

launch_runs -jobs 6 mask_u_2_synth_1
[Tue May 21 21:16:54 2024] Launched mask_u_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_u_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_v_1.coe}] [get_ips mask_v_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_v_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_v_1'...
catch { config_ip_cache -export [get_ips -all mask_v_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -no_script -sync -force -quiet
reset_run mask_v_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/mask_v_1_synth_1

launch_runs -jobs 6 mask_v_1_synth_1
[Tue May 21 21:18:00 2024] Launched mask_v_1_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_v_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_v_2.coe}] [get_ips mask_v_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mask_v_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mask_v_2'...
catch { config_ip_cache -export [get_ips -all mask_v_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -no_script -sync -force -quiet
reset_run mask_v_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/mask_v_2_synth_1

launch_runs -jobs 6 mask_v_2_synth_1
[Tue May 21 21:18:37 2024] Launched mask_v_2_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/mask_v_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -reset -force -quiet
remove_files  -fileset u_pruned_2 d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/u_pruned_2_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci' from fileset 'u_pruned_2' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -reset -force -quiet
remove_files  -fileset u_pruned_1 d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/u_pruned_1_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci' from fileset 'u_pruned_1' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -reset -force -quiet
remove_files  -fileset v_pruned_2 d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/v_pruned_2_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci' from fileset 'v_pruned_2' to fileset 'sources_1'.
file delete -force d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -reset -force -quiet
remove_files  -fileset v_pruned_1 d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/v_pruned_1_synth_1

INFO: [Project 1-386] Moving file 'd:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci' from fileset 'v_pruned_1' to fileset 'sources_1'.
file delete -force d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name db_u_tile_ram -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {db_u_tile_ram} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips db_u_tile_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'db_u_tile_ram' to 'db_u_tile_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'db_u_tile_ram'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'db_u_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'db_u_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'db_u_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'db_u_tile_ram'...
catch { config_ip_cache -export [get_ips -all db_u_tile_ram] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.672 ; gain = 0.000
launch_runs -jobs 6 db_u_tile_ram_synth_1
[Tue May 21 21:29:15 2024] Launched db_u_tile_ram_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/db_u_tile_ram_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name db_v_tile_ram -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {db_v_tile_ram} CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips db_v_tile_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'db_v_tile_ram' to 'db_v_tile_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'db_v_tile_ram'...
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'db_v_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'db_v_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'db_v_tile_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'db_v_tile_ram'...
catch { config_ip_cache -export [get_ips -all db_v_tile_ram] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
launch_runs -jobs 6 db_v_tile_ram_synth_1
[Tue May 21 21:31:38 2024] Launched db_v_tile_ram_synth_1...
Run output will be captured here: D:/project_2/project_2.runs/db_v_tile_ram_synth_1/runme.log
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v
export_ip_user_files -of_objects  [get_files D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v] -no_script -reset -force -quiet
remove_files  D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
file delete -force D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v
update_compile_order -fileset sim_1
set_property top tb_db_u_tile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_db_u_tile_behav -key {Behavioral:sim_1:Functional:tb_db_u_tile} -tclbatch {tb_db_u_tile.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_db_u_pruned/clk was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_sel was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_addr2 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_ready was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out1 was not found in the design.
WARNING: Simulation object /tb_db_u_pruned/db_u_pruned_out2 was not found in the design.
source tb_db_u_tile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time: 0, clk: 0, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 5000, clk: 1, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 10000, clk: 0, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 15000, clk: 1, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 20000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 25000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 30000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 35000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 40000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
Time: 45000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 50000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
Time: 55000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 60000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 65000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 70000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 1, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 75000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 1, u_tile: 1122334455667788, db_ready: 1, db_out: 1122334455667788, db_valid: 1
Time: 80000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 85000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 90000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 95000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 100000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 105000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 110000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 115000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 120000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 125000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 130000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 135000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 140000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 145000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 150000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 155000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 160000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 165000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 170000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 175000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
$stop called at time : 180 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_db_u_tile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.047 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/clk}} {{/tb_db_u_tile/rst}} {{/tb_db_u_tile/clk_en}} {{/tb_db_u_tile/u_tile_ready}} {{/tb_db_u_tile/read}} {{/tb_db_u_tile/u_tile}} {{/tb_db_u_tile/db_ready}} {{/tb_db_u_tile/db_out}} {{/tb_db_u_tile/db_valid}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time: 0, clk: 0, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 5000, clk: 1, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 10000, clk: 0, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 15000, clk: 1, rst: 1, clk_en: 0, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 20000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 25000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 0000000000000000, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 30000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 35000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 40000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
Time: 45000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: aabbccddeeff0011, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 50000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
Time: 55000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 1, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 60000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 65000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 70000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 1, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 75000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 1, u_tile: 1122334455667788, db_ready: 1, db_out: 1122334455667788, db_valid: 1
Time: 80000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 85000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 90000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 95000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 100000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 105000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 110000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 115000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 120000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 125000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 130000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 135000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 140000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 145000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 150000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 155000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 160000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 165000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 170000, clk: 0, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
Time: 175000, clk: 1, rst: 0, clk_en: 1, u_tile_ready: 0, read: 0, u_tile: 1122334455667788, db_ready: 0, db_out: 0000000000000000, db_valid: 0
$stop called at time : 180 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 170 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/uut/ram1_wr_en}} {{/tb_db_u_tile/uut/ram2_wr_en}} {{/tb_db_u_tile/uut/ram1_rd_en}} {{/tb_db_u_tile/uut/ram2_rd_en}} {{/tb_db_u_tile/uut/ram2_wr_addr}} {{/tb_db_u_tile/uut/ram2_rd_addr}} {{/tb_db_u_tile/uut/ram1_wr_addr}} {{/tb_db_u_tile/uut/ram1_rd_addr}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/uut/ram1_wr_data}} {{/tb_db_u_tile/uut/ram2_wr_data}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2458] undeclared symbol doutb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'dina' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'doutb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:158]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'dina' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'doutb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'dina' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'dina' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/uut/u_tile_reg}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 175 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 195 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 195 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 195 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/uut/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 195 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 265000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 275000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 285 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 99
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.047 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_db_u_tile/uut/ram1_rd_data}} {{/tb_db_u_tile/uut/ram2_rd_data}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_db_u_tile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_db_u_tile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/sim/db_u_tile_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_u_tile
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_db_u_tile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_db_u_tile_behav xil_defaultlib.tb_db_u_tile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'dinb' [D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.db_u_tile_ram
Compiling module xil_defaultlib.db_u_tile
Compiling module xil_defaultlib.tb_db_u_tile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_db_u_tile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 45000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 55000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 65000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 75000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 85000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 105000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 125000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 145000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 155000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 165000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 175000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 185000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 195000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 205000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 215000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 225000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 235000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 245000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_db_u_tile.uut.db_u_tile_ram_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B  read address: 0
$stop called at time : 265 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.047 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
set_property top svd_kernel_tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "svd_kernel_tb1_behav -key {Behavioral:sim_1:Functional:svd_kernel_tb1} -tclbatch {svd_kernel_tb1.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_db_u_tile/clk was not found in the design.
WARNING: Simulation object /tb_db_u_tile/rst was not found in the design.
WARNING: Simulation object /tb_db_u_tile/clk_en was not found in the design.
WARNING: Simulation object /tb_db_u_tile/u_tile_ready was not found in the design.
WARNING: Simulation object /tb_db_u_tile/read was not found in the design.
WARNING: Simulation object /tb_db_u_tile/u_tile was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/u_tile_reg was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram1_wr_en was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram2_wr_en was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram1_rd_en was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram2_rd_en was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram1_wr_data was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram2_wr_data was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/state was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram1_rd_data was not found in the design.
WARNING: Simulation object /tb_db_u_tile/uut/ram2_rd_data was not found in the design.
WARNING: Simulation object /tb_db_u_tile/db_valid was not found in the design.
WARNING: Simulation object /tb_db_u_tile/db_out was not found in the design.
source svd_kernel_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'svd_kernel_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/svd_kernel_tb1/clk}} {{/svd_kernel_tb1/clk_en}} {{/svd_kernel_tb1/rst}} {{/svd_kernel_tb1/u_tile_1}} {{/svd_kernel_tb1/u_tile_2}} {{/svd_kernel_tb1/u_tile_ready}} {{/svd_kernel_tb1/v_tile_1}} {{/svd_kernel_tb1/v_tile_2}} {{/svd_kernel_tb1/v_tile_ready}} {{/svd_kernel_tb1/x_tile_1}} {{/svd_kernel_tb1/x_tile_2}} {{/svd_kernel_tb1/x_tile_ready}} {{/svd_kernel_tb1/s}} {{/svd_kernel_tb1/s_tile_ready}} {{/svd_kernel_tb1/svd_kernel_out_1}} {{/svd_kernel_tb1/svd_kernel_out_2}} {{/svd_kernel_tb1/svd_kernel_valid}} {{/svd_kernel_tb1/ram_adder_addr}} {{/svd_kernel_tb1/ram_adder_addr_ready}} {{/svd_kernel_tb1/wea}} {{/svd_kernel_tb1/v_addr1}} {{/svd_kernel_tb1/v_addr2}} {{/svd_kernel_tb1/x_addr1}} {{/svd_kernel_tb1/x_addr2}} {{/svd_kernel_tb1/u_addr1}} {{/svd_kernel_tb1/u_addr2}} {{/svd_kernel_tb1/s_addr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3861.684 ; gain = 0.000
close [ open D:/project_2/project_2.srcs/sources_1/new/MVM_1.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/MVM_1.v
update_compile_order -fileset sources_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
set_property top tb_mask2addr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mask2addr
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.tb_mask2addr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mask2addr_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_mask2addr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 23 13:11:12 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mask2addr_behav -key {Behavioral:sim_1:Functional:tb_mask2addr} -tclbatch {tb_mask2addr.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /svd_kernel_tb1/clk was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/clk_en was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/rst was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/svd_kernel_out_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/svd_kernel_out_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/ram_adder_addr was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/ram_adder_addr_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/wea was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s_addr was not found in the design.
source tb_mask2addr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time               430000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time               450000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time               790000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time               810000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1070000, mask = 111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000, out = 00000, valid = 0
At time              1090000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1150000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1170000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1190000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1210000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              1870000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              1890000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              1910000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              1930000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              1950000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              1970000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              1990000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2010000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2030000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              2070000, mask = 111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              2090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              2110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              2130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              2150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              2170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              2190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              2210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              2230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              2250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              2270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              2290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              2310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              2330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              2350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              2370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              2390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              2410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              2430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              2530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              2550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              2570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              2590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              2610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              2630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              2650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              2670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              2750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              2770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              2790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              2810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              2830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              2850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              2870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              2890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              2910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              2930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              2950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              2970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              2990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              3010000, mask = 00000000000000000000000000000000, out = 1011110, valid = 1
At time              3030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              3050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              3110000, mask = 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              3130000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              3150000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              3170000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              3190000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              3210000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              3230000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              3250000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              3270000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              3290000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              3310000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              3330000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              3350000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              3370000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              3390000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              3410000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              3430000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              3450000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              3470000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              3490000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              3510000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              3530000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              3550000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              3570000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              3590000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              3610000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              3630000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              3650000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              3670000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              3690000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              3710000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              3730000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              3750000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              3770000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              3790000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              3810000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              3830000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              3850000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              3870000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              3890000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              3910000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              3930000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              3950000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              3970000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              3990000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              4010000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              4030000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              4050000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              4070000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              4090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              4110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              4130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              4150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              4170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              4190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              4210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              4230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              4250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              4270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              4290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              4310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              4330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              4350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              4370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              4390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              4410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              4430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              4450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              4470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              4490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              4510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              4530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              4550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              4570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              4590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              4610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              4630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              4650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              4670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              4690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              4710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              4730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              4750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              4770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              4790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              4810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              4830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              4850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              4870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              4890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              4910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              4930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              4950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              4970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              4990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mask2addr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/clk_en}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask_ready}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/valid}} {{/tb_mask2addr/out}} {{/tb_mask2addr/WIDTH}} {{/tb_mask2addr/ADDR_WIDTH}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mask2addr' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mask2addr_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mask2addr_behav xil_defaultlib.tb_mask2addr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
At time                    0, mask = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, out = xxxxxxx, valid = x
At time                10000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time                70000, mask = 101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101, out = 00000, valid = 0
At time                90000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time               110000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time               130000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time               150000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time               170000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time               190000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time               210000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time               230000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time               250000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time               270000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time               290000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time               310000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time               330000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time               350000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time               370000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time               390000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time               410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time               430000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time               450000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time               470000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time               490000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time               510000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time               530000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time               550000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time               570000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time               590000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time               610000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time               630000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time               650000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time               670000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time               690000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time               710000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time               730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time               750000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time               770000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time               790000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time               810000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time               830000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time               850000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time               870000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time               890000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time               910000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time               930000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time               950000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time               970000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time               990000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              1010000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              1030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              1050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              1070000, mask = 111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000, out = 00000, valid = 0
At time              1090000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              1110000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              1130000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              1150000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              1170000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              1190000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              1210000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              1230000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              1250000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              1270000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              1290000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              1310000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              1330000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              1350000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              1370000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              1390000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              1410000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              1430000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              1450000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              1470000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              1490000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              1510000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              1530000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              1550000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              1570000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              1590000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              1610000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              1630000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              1650000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              1670000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              1690000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              1710000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              1730000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              1750000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              1770000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              1790000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              1810000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              1830000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              1850000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              1870000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              1890000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              1910000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              1930000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              1950000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              1970000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              1990000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2010000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2030000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              2070000, mask = 111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              2090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              2110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              2130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              2150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              2170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              2190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              2210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              2230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              2250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              2270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              2290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              2310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              2330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              2350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              2370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              2390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              2410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              2430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              2450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              2470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              2490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              2510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              2530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              2550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              2570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              2590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              2610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              2630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              2650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              2670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              2690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              2710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              2730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              2750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              2770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              2790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              2810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              2830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              2850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              2870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              2890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              2910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              2930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              2950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              2970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              2990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
At time              3010000, mask = 00000000000000000000000000000000, out = 1011110, valid = 1
At time              3030000, mask = 00000000000000000000000000000000, out = 1011111, valid = 1
At time              3050000, mask = 00000000000000000000000000000000, out = 00000, valid = 0
At time              3110000, mask = 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, out = 00000, valid = 0
At time              3130000, mask = 00000000000000000000000000000000, out = 00000, valid = 1
At time              3150000, mask = 00000000000000000000000000000000, out = 00001, valid = 1
At time              3170000, mask = 00000000000000000000000000000000, out = 00010, valid = 1
At time              3190000, mask = 00000000000000000000000000000000, out = 00011, valid = 1
At time              3210000, mask = 00000000000000000000000000000000, out = 00100, valid = 1
At time              3230000, mask = 00000000000000000000000000000000, out = 00101, valid = 1
At time              3250000, mask = 00000000000000000000000000000000, out = 00110, valid = 1
At time              3270000, mask = 00000000000000000000000000000000, out = 00111, valid = 1
At time              3290000, mask = 00000000000000000000000000000000, out = 01000, valid = 1
At time              3310000, mask = 00000000000000000000000000000000, out = 01001, valid = 1
At time              3330000, mask = 00000000000000000000000000000000, out = 01010, valid = 1
At time              3350000, mask = 00000000000000000000000000000000, out = 01011, valid = 1
At time              3370000, mask = 00000000000000000000000000000000, out = 01100, valid = 1
At time              3390000, mask = 00000000000000000000000000000000, out = 01101, valid = 1
At time              3410000, mask = 00000000000000000000000000000000, out = 01110, valid = 1
At time              3430000, mask = 00000000000000000000000000000000, out = 01111, valid = 1
At time              3450000, mask = 00000000000000000000000000000000, out = 10000, valid = 1
At time              3470000, mask = 00000000000000000000000000000000, out = 10001, valid = 1
At time              3490000, mask = 00000000000000000000000000000000, out = 10010, valid = 1
At time              3510000, mask = 00000000000000000000000000000000, out = 10011, valid = 1
At time              3530000, mask = 00000000000000000000000000000000, out = 10100, valid = 1
At time              3550000, mask = 00000000000000000000000000000000, out = 10101, valid = 1
At time              3570000, mask = 00000000000000000000000000000000, out = 10110, valid = 1
At time              3590000, mask = 00000000000000000000000000000000, out = 10111, valid = 1
At time              3610000, mask = 00000000000000000000000000000000, out = 11000, valid = 1
At time              3630000, mask = 00000000000000000000000000000000, out = 11001, valid = 1
At time              3650000, mask = 00000000000000000000000000000000, out = 11010, valid = 1
At time              3670000, mask = 00000000000000000000000000000000, out = 11011, valid = 1
At time              3690000, mask = 00000000000000000000000000000000, out = 11100, valid = 1
At time              3710000, mask = 00000000000000000000000000000000, out = 11101, valid = 1
At time              3730000, mask = 00000000000000000000000000000000, out = 11110, valid = 1
At time              3750000, mask = 00000000000000000000000000000000, out = 11111, valid = 1
At time              3770000, mask = 00000000000000000000000000000000, out = 100000, valid = 1
At time              3790000, mask = 00000000000000000000000000000000, out = 100001, valid = 1
At time              3810000, mask = 00000000000000000000000000000000, out = 100010, valid = 1
At time              3830000, mask = 00000000000000000000000000000000, out = 100011, valid = 1
At time              3850000, mask = 00000000000000000000000000000000, out = 100100, valid = 1
At time              3870000, mask = 00000000000000000000000000000000, out = 100101, valid = 1
At time              3890000, mask = 00000000000000000000000000000000, out = 100110, valid = 1
At time              3910000, mask = 00000000000000000000000000000000, out = 100111, valid = 1
At time              3930000, mask = 00000000000000000000000000000000, out = 101000, valid = 1
At time              3950000, mask = 00000000000000000000000000000000, out = 101001, valid = 1
At time              3970000, mask = 00000000000000000000000000000000, out = 101010, valid = 1
At time              3990000, mask = 00000000000000000000000000000000, out = 101011, valid = 1
At time              4010000, mask = 00000000000000000000000000000000, out = 101100, valid = 1
At time              4030000, mask = 00000000000000000000000000000000, out = 101101, valid = 1
At time              4050000, mask = 00000000000000000000000000000000, out = 101110, valid = 1
At time              4070000, mask = 00000000000000000000000000000000, out = 101111, valid = 1
At time              4090000, mask = 00000000000000000000000000000000, out = 110000, valid = 1
At time              4110000, mask = 00000000000000000000000000000000, out = 110001, valid = 1
At time              4130000, mask = 00000000000000000000000000000000, out = 110010, valid = 1
At time              4150000, mask = 00000000000000000000000000000000, out = 110011, valid = 1
At time              4170000, mask = 00000000000000000000000000000000, out = 110100, valid = 1
At time              4190000, mask = 00000000000000000000000000000000, out = 110101, valid = 1
At time              4210000, mask = 00000000000000000000000000000000, out = 110110, valid = 1
At time              4230000, mask = 00000000000000000000000000000000, out = 110111, valid = 1
At time              4250000, mask = 00000000000000000000000000000000, out = 111000, valid = 1
At time              4270000, mask = 00000000000000000000000000000000, out = 111001, valid = 1
At time              4290000, mask = 00000000000000000000000000000000, out = 111010, valid = 1
At time              4310000, mask = 00000000000000000000000000000000, out = 111011, valid = 1
At time              4330000, mask = 00000000000000000000000000000000, out = 111100, valid = 1
At time              4350000, mask = 00000000000000000000000000000000, out = 111101, valid = 1
At time              4370000, mask = 00000000000000000000000000000000, out = 111110, valid = 1
At time              4390000, mask = 00000000000000000000000000000000, out = 111111, valid = 1
At time              4410000, mask = 00000000000000000000000000000000, out = 1000000, valid = 1
At time              4430000, mask = 00000000000000000000000000000000, out = 1000001, valid = 1
At time              4450000, mask = 00000000000000000000000000000000, out = 1000010, valid = 1
At time              4470000, mask = 00000000000000000000000000000000, out = 1000011, valid = 1
At time              4490000, mask = 00000000000000000000000000000000, out = 1000100, valid = 1
At time              4510000, mask = 00000000000000000000000000000000, out = 1000101, valid = 1
At time              4530000, mask = 00000000000000000000000000000000, out = 1000110, valid = 1
At time              4550000, mask = 00000000000000000000000000000000, out = 1000111, valid = 1
At time              4570000, mask = 00000000000000000000000000000000, out = 1001000, valid = 1
At time              4590000, mask = 00000000000000000000000000000000, out = 1001001, valid = 1
At time              4610000, mask = 00000000000000000000000000000000, out = 1001010, valid = 1
At time              4630000, mask = 00000000000000000000000000000000, out = 1001011, valid = 1
At time              4650000, mask = 00000000000000000000000000000000, out = 1001100, valid = 1
At time              4670000, mask = 00000000000000000000000000000000, out = 1001101, valid = 1
At time              4690000, mask = 00000000000000000000000000000000, out = 1001110, valid = 1
At time              4710000, mask = 00000000000000000000000000000000, out = 1001111, valid = 1
At time              4730000, mask = 00000000000000000000000000000000, out = 1010000, valid = 1
At time              4750000, mask = 00000000000000000000000000000000, out = 1010001, valid = 1
At time              4770000, mask = 00000000000000000000000000000000, out = 1010010, valid = 1
At time              4790000, mask = 00000000000000000000000000000000, out = 1010011, valid = 1
At time              4810000, mask = 00000000000000000000000000000000, out = 1010100, valid = 1
At time              4830000, mask = 00000000000000000000000000000000, out = 1010101, valid = 1
At time              4850000, mask = 00000000000000000000000000000000, out = 1010110, valid = 1
At time              4870000, mask = 00000000000000000000000000000000, out = 1010111, valid = 1
At time              4890000, mask = 00000000000000000000000000000000, out = 1011000, valid = 1
At time              4910000, mask = 00000000000000000000000000000000, out = 1011001, valid = 1
At time              4930000, mask = 00000000000000000000000000000000, out = 1011010, valid = 1
At time              4950000, mask = 00000000000000000000000000000000, out = 1011011, valid = 1
At time              4970000, mask = 00000000000000000000000000000000, out = 1011100, valid = 1
At time              4990000, mask = 00000000000000000000000000000000, out = 1011101, valid = 1
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
set_property top svd_kernel_tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "svd_kernel_tb1_behav -key {Behavioral:sim_1:Functional:svd_kernel_tb1} -tclbatch {svd_kernel_tb1.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /tb_mask2addr/clk was not found in the design.
WARNING: Simulation object /tb_mask2addr/clk_en was not found in the design.
WARNING: Simulation object /tb_mask2addr/rst was not found in the design.
WARNING: Simulation object /tb_mask2addr/mask_ready was not found in the design.
WARNING: Simulation object /tb_mask2addr/mask was not found in the design.
WARNING: Simulation object /tb_mask2addr/valid was not found in the design.
WARNING: Simulation object /tb_mask2addr/out was not found in the design.
WARNING: Simulation object /tb_mask2addr/WIDTH was not found in the design.
WARNING: Simulation object /tb_mask2addr/ADDR_WIDTH was not found in the design.
source svd_kernel_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'svd_kernel_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/svd_kernel_tb1/clk}} {{/svd_kernel_tb1/clk_en}} {{/svd_kernel_tb1/rst}} {{/svd_kernel_tb1/u_tile_1}} {{/svd_kernel_tb1/u_tile_2}} {{/svd_kernel_tb1/u_tile_ready}} {{/svd_kernel_tb1/v_tile_1}} {{/svd_kernel_tb1/v_tile_2}} {{/svd_kernel_tb1/v_tile_ready}} {{/svd_kernel_tb1/x_tile_1}} {{/svd_kernel_tb1/x_tile_2}} {{/svd_kernel_tb1/x_tile_ready}} {{/svd_kernel_tb1/s}} {{/svd_kernel_tb1/s_tile_ready}} {{/svd_kernel_tb1/svd_kernel_out_1}} {{/svd_kernel_tb1/svd_kernel_out_2}} {{/svd_kernel_tb1/svd_kernel_valid}} {{/svd_kernel_tb1/ram_adder_addr}} {{/svd_kernel_tb1/ram_adder_addr_ready}} {{/svd_kernel_tb1/wea}} {{/svd_kernel_tb1/v_addr1}} {{/svd_kernel_tb1/v_addr2}} {{/svd_kernel_tb1/x_addr1}} {{/svd_kernel_tb1/x_addr2}} {{/svd_kernel_tb1/u_addr1}} {{/svd_kernel_tb1/u_addr2}} {{/svd_kernel_tb1/s_addr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/svd_kernel_tb1/uut/s_kernel_instance_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/svd_kernel_tb1/uut/v_kernel_instance_1/v_kernel_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'svd_kernel_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj svd_kernel_tb1_vlog.prj"
"xvhdl --incr --relax -prj svd_kernel_tb1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot svd_kernel_tb1_behav xil_defaultlib.svd_kernel_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_1.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module svd_kernel_tb1.uut.ram_adder_instance_2.blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.u_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.v_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.x_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module svd_kernel_tb1.s_tile_instance_2.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 241 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 240 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address c0 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3861.684 ; gain = 0.000
close [ open D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v
update_compile_order -fileset sim_1
set_property top tb_MVM1_ctrl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_MVM1_ctrl_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 23 14:34:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MVM1_ctrl_behav -key {Behavioral:sim_1:Functional:tb_MVM1_ctrl} -tclbatch {tb_MVM1_ctrl.tcl} -view {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
WARNING: Simulation object /svd_kernel_tb1/clk was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/clk_en was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/rst was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/s_kernel_instance_1/vx was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/uut/v_kernel_instance_1/v_kernel_out was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_tile_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/svd_kernel_out_1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/svd_kernel_out_2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/svd_kernel_valid was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/ram_adder_addr was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/ram_adder_addr_ready was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/wea was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/v_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/x_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr1 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/u_addr2 was not found in the design.
WARNING: Simulation object /svd_kernel_tb1/s_addr was not found in the design.
source tb_MVM1_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MVM1_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'v_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3115 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol u_read_addr, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:45]
INFO: [VRFC 10-2458] undeclared symbol u_read_en, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:46]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'u_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 76
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} {{/tb_MVM1_ctrl/u_read_addr}} {{/tb_MVM1_ctrl/u_read_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol u_read_addr, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:45]
INFO: [VRFC 10-2458] undeclared symbol u_read_en, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:46]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'u_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 76
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/v_fsm_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_state}} 
relaunch_sim
boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/v_fsm_iter_count}} 
relaunch_sim
boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: : "D:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_iter_count}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2375 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2645 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2665 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3885 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MVM1_ctrl
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_en' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:216]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_addr' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_addr' is not permitted [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_en' is not permitted [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_en' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:216]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_read_addr' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 155 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} {{/tb_MVM1_ctrl/u_read_addr}} {{/tb_MVM1_ctrl/u_read_en}} {{/tb_MVM1_ctrl/mask_v}} {{/tb_MVM1_ctrl/mask_v_ready}} {{/tb_MVM1_ctrl/x_read_addr}} {{/tb_MVM1_ctrl/x_read_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 1 for port 'mask_v_ready' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 155 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
ERROR: [VRFC 10-4982] syntax error near '#' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:85]
ERROR: [VRFC 10-2865] module 'tb_MVM1_ctrl' ignored due to previous errors [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 1 for port 'mask_v_ready' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 96 for port 'mask_v' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:60]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 155 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 155 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:61]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 150 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 1120 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 135
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2685 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:232]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_MVM1_ctrl_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 25 12:41:24 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:232]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:232]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:232]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:232]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/s_read_addr}} {{/tb_MVM1_ctrl/dut/s_read_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 96 for port 'x_read_addr' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:63]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 7 for port 'out' [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/mask_v_read_addr}} {{/tb_MVM1_ctrl/dut/mask_v_read_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
current_wave_config {svd_kernel_tb_behav.wcfg}
D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
add_wave {{/tb_MVM1_ctrl/dut/mask_v_fsm_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 2735 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3861.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ram_adder_read_addr_en' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:508]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ram_adder_read_addr' is not permitted [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:509]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3886.418 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.mask2addr(ADDR_WIDTH=5)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3888.660 ; gain = 2.242
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MVM1_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_u.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector_tile_size_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x_tile_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/x.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v 1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_v_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/mask_u_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/s_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/u_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_1.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/v_pruned_2.coe'
INFO: [SIM-utils-43] Exported 'D:/project_2/project_2.sim/sim_1/behav/xsim/input_vector.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MVM1_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM1_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/mask2addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask2addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MVM1_ctrl
INFO: [VRFC 10-2458] undeclared symbol mask_u_ready, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:79]
INFO: [VRFC 10-2458] undeclared symbol mask_u, assumed default net type wire [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 925dc239e69b437cab3feeec41d439ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MVM1_ctrl_behav xil_defaultlib.tb_MVM1_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mask_u' [D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask2addr(WIDTH=96,ADDR_WIDTH=7)
Compiling module xil_defaultlib.mask2addr(ADDR_WIDTH=5)
Compiling module xil_defaultlib.MVM1_ctrl(MASK_V_ADDR_WIDTH=7,MA...
Compiling module xil_defaultlib.tb_MVM1_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MVM1_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 3935 ns : File "D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3888.660 ; gain = 0.000
