# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
pwd
# C:/Users/merthc/Desktop/bomberman
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:29:55 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# ** Error: (vlog-13069) ./audio.sv(117): near ",": syntax error, unexpected ','.
# ** Error: ./audio.sv(117): (vlog-13205) Syntax error found in the scope following 'CLOCK_50'. Is there a missing '::'?
# End time: 01:29:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./audio.sv""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:45 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# ** Error: ./audio.sv(139): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./audio.sv(139): (vlog-2730) Undefined variable: 'clk'.
# End time: 01:30:46 on May 30,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./audio.sv""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:00 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:32:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work audio_testbench 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# ** Error: (vsim-3033) ./audio.sv(29): Instantiation of 'audio_rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(30): Instantiation of 'clock_divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(74): Instantiation of 'clock_generator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(83): Instantiation of 'audio_and_video_config' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(93): Instantiation of 'audio_codec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 13
pwd
# C:/Users/merthc/Desktop/bomberman
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:19 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:33:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:19 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:33:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:19 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:33:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:19 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:33:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work audio_testbench 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'audio_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom.v
# ** Error: (vsim-3033) ./audio_rom.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.clock_divider
# Loading work.clock_generator
# ** Error: (vsim-3033) ./clock_generator.v(108): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen File: ./clock_generator.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(83): Instantiation of 'audio_and_video_config' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(93): Instantiation of 'audio_codec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
pwd
# C:/Users/merthc/Desktop/bomberman
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:42 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:33:42 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:42 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:33:42 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:42 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:33:43 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:43 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:33:43 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work audio_testbench 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# ** Error: (vsim-3033) ./audio_rom.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.clock_divider
# Loading work.clock_generator
# ** Error: (vsim-3033) ./clock_generator.v(108): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen File: ./clock_generator.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(83): Instantiation of 'audio_and_video_config' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio.sv(93): Instantiation of 'audio_codec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:27 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 01:34:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work audio_testbench 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# ** Error: (vsim-3033) ./audio_rom.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.clock_divider
# Loading work.clock_generator
# ** Error: (vsim-3033) ./clock_generator.v(108): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen File: ./clock_generator.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.audio_and_video_config
# ** Error: (vsim-3033) ./audio_and_video_config.v(163): Instantiation of 'Altera_UP_Slow_Clock_Generator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/cfg File: ./audio_and_video_config.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_and_video_config.v(185): Instantiation of 'Altera_UP_I2C_AV_Auto_Initialize' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/cfg File: ./audio_and_video_config.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_and_video_config.v(221): Instantiation of 'Altera_UP_I2C' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/cfg File: ./audio_and_video_config.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.audio_codec
# ** Error: (vsim-3033) ./audio_codec.v(169): Instantiation of 'Altera_UP_Clock_Edge' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec File: ./audio_codec.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_codec.v(183): Instantiation of 'Altera_UP_Clock_Edge' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec File: ./audio_codec.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_codec.v(197): Instantiation of 'Altera_UP_Clock_Edge' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec File: ./audio_codec.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_codec.v(213): Instantiation of 'Altera_UP_Audio_In_Deserializer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec File: ./audio_codec.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./audio_codec.v(244): Instantiation of 'Altera_UP_Audio_Out_Serializer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec File: ./audio_codec.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 20
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:10 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./game_state.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module game_state
# ** Error: (vlog-13069) ./game_state.sv(6): near ")": syntax error, unexpected ')', expecting IDENTIFIER or '.'.
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# End time: 01:35:10 on May 30,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:37 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:35:37 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:37 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./init_audio.v ./init_audio_bb.v ./init_audio_inst.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module init_audio_meminit_f1k
# -- Compiling module init_audio
# ** Warning: ./init_audio_bb.v(35): (vlog-2275) 'init_audio' already exists and will be overwritten.
# -- Compiling module init_audio
# ** Error: (vlog-13069) ./init_audio_inst.v(1): near "init_audio_inst": syntax error, unexpected IDENTIFIER.
# ** Error: ./init_audio_inst.v(1): (vlog-13205) Syntax error found in the scope following 'init_audio'. Is there a missing '::'?
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# End time: 01:35:38 on May 30,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 9
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.v""

do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:57 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:35:58 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./init_audio_bb.v ./init_audio_inst.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module init_audio
# ** Error: (vlog-13069) ./init_audio_inst.v(1): near "init_audio_inst": syntax error, unexpected IDENTIFIER.
# ** Error: ./init_audio_inst.v(1): (vlog-13205) Syntax error found in the scope following 'init_audio'. Is there a missing '::'?
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# End time: 01:35:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 9
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.v""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:10 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:36:10 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:10 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./init_audio_inst.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# ** Error: (vlog-13069) ./init_audio_inst.v(1): near "init_audio_inst": syntax error, unexpected IDENTIFIER.
# ** Error: ./init_audio_inst.v(1): (vlog-13205) Syntax error found in the scope following 'init_audio'. Is there a missing '::'?
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# End time: 01:36:10 on May 30,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 9
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.v""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:17 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:36:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:17 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:36:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work audio_testbench 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# ** Error: (vsim-3033) ./clock_generator.v(108): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen File: ./clock_generator.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# ** Error: (vsim-3033) ./Altera_UP_SYNC_FIFO.v(131): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO File: ./Altera_UP_SYNC_FIFO.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./Altera_UP_SYNC_FIFO.v(131): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO File: ./Altera_UP_SYNC_FIFO.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Loading work.Altera_UP_Audio_Out_Serializer
# ** Error: (vsim-3033) ./Altera_UP_SYNC_FIFO.v(131): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO File: ./Altera_UP_SYNC_FIFO.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# ** Error: (vsim-3033) ./Altera_UP_SYNC_FIFO.v(131): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO File: ./Altera_UP_SYNC_FIFO.v
#         Searched libraries:
#             C:/Users/merthc/Desktop/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
vsim -voptargs=\"+acc\" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in audio_testbench for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3017) ./audio.sv(141): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3722) ./audio.sv(141): [TFMPC] - Missing connection for port 'FPGA_I2C_SDAT'.
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (13) does not match connection size (14) for port 'address'. The port definition is at: ./audio_rom_bb.v(36).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:35 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:38:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:35 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:38:36 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) ./audio.sv(141): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:33 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:40:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:33 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:40:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) ./audio.sv(141): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:02 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:43:02 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:02 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:43:02 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) ./audio.sv(141): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:53 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:46:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:53 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:46:54 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Error (suppressible): (vsim-8885) ./audio.sv(137): Illegal inout port connection for port 'FPGA_I2C_SDAT' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 16
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:49 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:47:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:47:50 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:32:04 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3839) ./audio.sv(34): Variable '/audio_testbench/dut/readdata_right', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3839) ./audio.sv(33): Variable '/audio_testbench/dut/readdata_left', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# ** Error: Cannot open macro file: audio_wave.do
# Error in macro ./runlab_audio.do line 21
# Cannot open macro file: audio_wave.do
#     while executing
# "do audio_wave.do"
add wave -position end  sim:/audio_testbench/dut/readdata
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlft7q39fm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7q39fm
add wave -position end  sim:/audio_testbench/dut/KEY[2]
add wave -position end  sim:/audio_testbench/dut/SW[0]
add wave -position 0  sim:/audio_testbench/dut/CLOCK_50
add wave -position end  sim:/audio_testbench/dut/divided_clocks
add wave -position end  sim:/audio_testbench/dut/play_counter
add wave -position end  sim:/audio_testbench/dut/audio_clk
add wave -position end  sim:/audio_testbench/dut/cycled
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/merthc/Desktop/bomberman/audio_wave.do
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:13 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv ./audio.sv ./clock_divider.sv ./player_input.sv ./testscreen.sv ./video_driver.sv 
# -- Compiling module DE1_SoC
# -- Compiling module audio
# -- Compiling module audio_testbench
# -- Compiling module clock_divider
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# -- Compiling module video_driver
# 
# Top level modules:
# 	DE1_SoC
# 	audio_testbench
# 	player_input_testbench
# 	testscreen_testbench
# End time: 01:49:13 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:13 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./CLOCK25_PLL.v ./altera_up_avalon_video_vga_timing.v ./audio_and_video_config.v ./audio_codec.v ./audio_rom.v ./audio_rom_bb.v ./clock_generator.v ./keyboard_inner_driver.v ./keyboard_press_driver.v ./keyboard_scancoderaw_driver.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module CLOCK25_PLL
# -- Compiling module altera_up_avalon_video_vga_timing
# -- Compiling module audio_and_video_config
# -- Compiling module audio_codec
# -- Compiling module audio_rom
# ** Warning: ./audio_rom_bb.v(35): (vlog-2275) 'audio_rom' already exists and will be overwritten.
# -- Compiling module audio_rom
# -- Compiling module clock_generator
# -- Compiling module keyboard_inner_driver
# -- Compiling module keyboard_press_driver
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	CLOCK25_PLL
# 	altera_up_avalon_video_vga_timing
# 	audio_and_video_config
# 	audio_codec
# 	audio_rom
# 	clock_generator
# 	keyboard_press_driver
# 	keyboard_scancoderaw_driver
# End time: 01:49:13 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 01:49:14 on May 30,2019, Elapsed time: 0:17:10
# Errors: 51, Warnings: 146
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:49:14 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3839) ./audio.sv(34): Variable '/audio_testbench/dut/readdata_right', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3839) ./audio.sv(33): Variable '/audio_testbench/dut/readdata_left', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlfttrdbix".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttrdbix
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(149)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 149
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:24 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:56:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:24 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:56:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:24 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:56:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 01:56:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 01:56:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 01:56:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 01:56:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 01:56:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:25 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 01:56:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:26 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:27 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:56:27 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 01:56:28 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:28 on May 30,2019
# vlog -reportprogress 300 ./sd_reader/sd_reader_bb.v 
# -- Compiling module sd_reader
# 
# Top level modules:
# 	sd_reader
# End time: 01:56:29 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:29 on May 30,2019
# vlog -reportprogress 300 ./sd_reader/sd_reader_inst.v 
# ** Error: (vlog-13069) ./sd_reader/sd_reader_inst.v(1): near "u0": syntax error, unexpected IDENTIFIER.
# ** Error: ./sd_reader/sd_reader_inst.v(1): (vlog-13205) Syntax error found in the scope following 'sd_reader'. Is there a missing '::'?
# End time: 01:56:29 on May 30,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 37
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./sd_reader/sd_reader_inst.v""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:47 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:48 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:48 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:48 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:48 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:48 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 01:56:48 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:49 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 01:56:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 01:56:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:50 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:51 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:51 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:51 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:51 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:51 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:56:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:52 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 01:56:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:52 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 01:56:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:56:52 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 01:56:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:56:53 on May 30,2019, Elapsed time: 0:07:39
# Errors: 5, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:56:54 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3839) ./audio.sv(34): Variable '/audio_testbench/dut/readdata_right', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3839) ./audio.sv(33): Variable '/audio_testbench/dut/readdata_left', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlft1jdt94".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1jdt94
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(149)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 149
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:53 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 01:57:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:53 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:57:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:53 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:57:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:53 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 01:57:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:53 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 01:57:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:54 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 01:57:55 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:55 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:56 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 01:57:56 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:57 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 01:57:57 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:57 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 01:57:57 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:57 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 01:57:57 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:57 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 01:57:57 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:57:58 on May 30,2019, Elapsed time: 0:01:04
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 01:57:59 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3839) ./audio.sv(34): Variable '/audio_testbench/dut/readdata_right', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-3839) ./audio.sv(33): Variable '/audio_testbench/dut/readdata_left', driven via a port connection, is multiply driven. See ./audio.sv(93).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlft1dffqk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1dffqk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(149)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 149
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:57 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:01:58 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:58 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:59 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:01:59 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:02:00 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:02:01 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:02 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:02:02 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:02:03 on May 30,2019, Elapsed time: 0:04:04
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:02:03 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlftyti5g5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyti5g5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(149)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 149
add wave -position end  sim:/audio_testbench/dut/reset
add wave -position end  sim:/audio_testbench/dut/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/merthc/Desktop/bomberman/audio_wave.do
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:49 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:04:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:49 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:04:49 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:49 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:04:50 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:50 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:04:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:50 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:04:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:50 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:04:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:50 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:04:50 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:04:51 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:51 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:52 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:04:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:53 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:04:53 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:54 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:04:54 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:04:55 on May 30,2019, Elapsed time: 0:02:52
# Errors: 0, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:04:55 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlftgvvq32".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgvvq32
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(149)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 149
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:16 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:05:16 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:16 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:05:17 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:17 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:05:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:17 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:05:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:17 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:05:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:17 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:05:17 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:17 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:18 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:05:18 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:19 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:05:19 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:05:20 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:20 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:05:21 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:21 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:05:21 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:05:25 on May 30,2019, Elapsed time: 0:00:30
# Errors: 0, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:05:25 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(29): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlftw1ygks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw1ygks
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(150)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 150
# Load canceled
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:05 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:06 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:06 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:06 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:06 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:06 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:12:06 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:07 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:12:07 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:08 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:12:08 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:12:09 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:09 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:12:10 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:10 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:12:10 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:10 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:12:10 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:12:14 on May 30,2019, Elapsed time: 0:06:49
# Errors: 1, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:12:14 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./audio.sv(31): [PCDPC] - Port size (16) does not match connection size (24) for port 'q'. The port definition is at: ./audio_rom_bb.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/ar File: ./audio_rom_bb.v
# ** Warning: (vsim-3017) ./clock_generator.v(108): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(108): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(108): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(131): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nathan7  Hostname: EE-137PC06  ProcessID: 15860
#           Attempting to use alternate WLF file "./wlftcxnxab".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcxnxab
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: audio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./audio.sv(152)
#    Time: 101250 ps  Iteration: 1  Instance: /audio_testbench
# Break in Module audio_testbench at ./audio.sv line 152
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:52 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# ** Error: ./audio.sv(33): defparam target 'init_file_extern' not found in this scope.
# ** Error: ./audio.sv(35): defparam target 'init_file_extern' not found in this scope.
# ** Error: ./audio.sv(37): defparam target 'init_file_extern' not found in this scope.
# ** Error: ./audio.sv(39): defparam target 'init_file_extern' not found in this scope.
# ** Error: (vlog-13069) ./audio.sv(70): near "else": syntax error, unexpected else.
# -- Compiling module audio_testbench
# End time: 02:48:52 on May 30,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_audio.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./audio.sv""
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:23 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:51:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:51:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:24 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:25 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:51:25 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:26 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:51:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:26 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:51:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:26 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:51:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:26 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:51:26 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:51:32 on May 30,2019, Elapsed time: 0:39:18
# Errors: 8, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:51:32 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# ** Error (suppressible): (vsim-10000) ./audio.sv(33): Unresolved defparam reference to 'audio_rom' in audio_rom.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 41
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/merthc/Desktop/bomberman/audio_wave.do
# could not find wave window
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:21 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 02:52:21 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:21 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:52:21 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:21 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 02:52:21 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:21 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 02:52:21 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:21 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 02:52:22 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:22 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 02:52:23 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 02:52:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 02:52:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 02:52:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 02:52:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 02:52:24 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:51:32 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# ** Error (suppressible): (vsim-10000) ./audio.sv(33): Unresolved defparam reference to 'init_file_extern' in kick.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(35): Unresolved defparam reference to 'init_file_extern' in snare.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(37): Unresolved defparam reference to 'init_file_extern' in hihat.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(39): Unresolved defparam reference to 'init_file_extern' in perc.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 41
do runlab_audio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:33 on May 30,2019
# vlog -reportprogress 300 ./audio.sv 
# -- Compiling module audio
# -- Compiling module audio_testbench
# 
# Top level modules:
# 	audio_testbench
# End time: 03:03:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:33 on May 30,2019
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 03:03:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:33 on May 30,2019
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 03:03:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:33 on May 30,2019
# vlog -reportprogress 300 ./player_input.sv 
# -- Compiling module player_input
# -- Compiling module player_input_testbench
# 
# Top level modules:
# 	player_input_testbench
# End time: 03:03:33 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:33 on May 30,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 03:03:34 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:34 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_DC_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_DC_Auto_Initialize
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_I2C_LCM_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_LCM_Auto_Initialize
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./audio_rom.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 03:03:35 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:35 on May 30,2019
# vlog -reportprogress 300 ./audio_rom_bb.v 
# -- Compiling module audio_rom
# 
# Top level modules:
# 	audio_rom
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:36 on May 30,2019
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 03:03:36 on May 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.audio_testbench -Lf altera_mf_ver 
# Start time: 02:51:32 on May 30,2019
# Loading sv_std.std
# Loading work.audio_testbench
# Loading work.audio
# Loading work.audio_rom
# Loading work.clock_divider
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# ** Error (suppressible): (vsim-10000) ./audio.sv(33): Unresolved defparam reference to 'init_file_extern' in kick.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(35): Unresolved defparam reference to 'init_file_extern' in snare.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(37): Unresolved defparam reference to 'init_file_extern' in hihat.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# ** Error (suppressible): (vsim-10000) ./audio.sv(39): Unresolved defparam reference to 'init_file_extern' in perc.init_file_extern.
#    Time: 0 ps  Iteration: 0  Instance: /audio_testbench/dut File: ./audio.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_audio.do PAUSED at line 41
