// Seed: 569839354
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7
);
  localparam id_9 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    output wor  id_0,
    input  tri  id_1,
    input  tri0 _id_2,
    output tri  id_3,
    input  tri  id_4,
    output tri1 id_5
);
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4
  );
  assign id_3 = id_7[1'b0];
  for (id_8 = -1'b0 - id_2; -1; {{"", -1}, id_4} = -1) begin : LABEL_0
    assign id_0 = -1;
    wire [id_2 : id_2] id_9, id_10;
  end
  assign id_3 = 1;
  wire id_11;
endmodule
