Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb  4 12:08:44 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.745        0.000                      0                   70        0.263        0.000                      0                   70        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                5.745        0.000                      0                   70        0.263        0.000                      0                   70        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 2.070ns (47.819%)  route 2.259ns (52.181%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.143 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.143    U3/count_reg[16]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.466 r  U3/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.466    U3/count_reg[20]_i_1_n_6
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[21]/C
                         clock pessimism              0.295    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.109    15.211    U3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.986ns (46.787%)  route 2.259ns (53.213%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.143 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.143    U3/count_reg[16]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.382 r  U3/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.382    U3/count_reg[20]_i_1_n_5
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
                         clock pessimism              0.295    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.109    15.211    U3/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.953ns (46.370%)  route 2.259ns (53.630%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.349 r  U3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.349    U3/count_reg[16]_i_1_n_6
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[17]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    U3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.945ns (46.268%)  route 2.259ns (53.732%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  U3/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.341    U3/count_reg[16]_i_1_n_4
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[19]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    U3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.966ns (46.535%)  route 2.259ns (53.465%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.143 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.143    U3/count_reg[16]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.362 r  U3/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.362    U3/count_reg[20]_i_1_n_7
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[20]/C
                         clock pessimism              0.295    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.109    15.211    U3/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.869ns (45.279%)  route 2.259ns (54.721%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.265 r  U3/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.265    U3/count_reg[16]_i_1_n_5
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[18]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    U3/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.849ns (45.012%)  route 2.259ns (54.988%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.026    U3/count_reg[12]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.245 r  U3/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.245    U3/count_reg[16]_i_1_n_7
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495    14.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[16]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    U3/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.836ns (44.838%)  route 2.259ns (55.162%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.232 r  U3/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.232    U3/count_reg[12]_i_1_n_6
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[13]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)        0.109    15.189    U3/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.828ns (44.730%)  route 2.259ns (55.270%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.224 r  U3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.224    U3/count_reg[12]_i_1_n_4
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[15]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)        0.109    15.189    U3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 U3/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.752ns (43.682%)  route 2.259ns (56.318%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611     5.137    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.655 f  U3/count_reg[22]/Q
                         net (fo=2, routed)           1.013     6.668    U3/count_reg[22]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.792 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.246     8.038    U3/clk_temp_i_3_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.162 r  U3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.162    U3/count[0]_i_6_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.675 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.675    U3/count_reg[0]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.792    U3/count_reg[4]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.909    U3/count_reg[8]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.148 r  U3/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.148    U3/count_reg[12]_i_1_n_5
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.843    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[14]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)        0.109    15.189    U3/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.470    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  U2/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/clk_temp_reg/Q
                         net (fo=3, routed)           0.168     1.780    U2/CLK
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  U2/clk_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    U2/clk_temp_i_1__0_n_0
    SLICE_X59Y67         FDCE                                         r  U2/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  U2/clk_temp_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X59Y67         FDCE (Hold_fdce_C_D)         0.091     1.561    U2/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U3/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U3/clk_temp_reg/Q
                         net (fo=5, routed)           0.168     1.783    U3/CLK
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  U3/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.828    U3/clk_temp_i_1_n_0
    SLICE_X65Y65         FDCE                                         r  U3/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U3/clk_temp_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.091     1.564    U3/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U12/win_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/win_count_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.978%)  route 0.219ns (54.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.472    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U12/win_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U12/win_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.219     1.832    U12/win_count_temp_reg[0]
    SLICE_X60Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.877 r  U12/win_count_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.877    U12/plusOp__0[3]
    SLICE_X60Y64         FDCE                                         r  U12/win_count_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.986    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y64         FDCE                                         r  U12/win_count_temp_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X60Y64         FDCE (Hold_fdce_C_D)         0.121     1.608    U12/win_count_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U12/win_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/win_count_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.864%)  route 0.220ns (54.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.472    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U12/win_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U12/win_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.220     1.833    U12/win_count_temp_reg[0]
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  U12/win_count_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    U12/plusOp__0[2]
    SLICE_X60Y64         FDCE                                         r  U12/win_count_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.986    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y64         FDCE                                         r  U12/win_count_temp_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X60Y64         FDCE (Hold_fdce_C_D)         0.120     1.607    U12/win_count_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U12/loss_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/loss_count_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.023%)  route 0.193ns (50.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U12/loss_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.193     1.808    U12/loss_count_temp_reg[0]
    SLICE_X61Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.853 r  U12/loss_count_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.853    U12/plusOp__2[3]
    SLICE_X61Y63         FDCE                                         r  U12/loss_count_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.986    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  U12/loss_count_temp_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X61Y63         FDCE (Hold_fdce_C_D)         0.091     1.578    U12/loss_count_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U11/switch_previous_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U11/switch_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.136%)  route 0.200ns (51.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  U11/switch_previous_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U11/switch_previous_reg[3]/Q
                         net (fo=1, routed)           0.200     1.815    U11/switch_previous[3]
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  U11/switch_flag_i_1/O
                         net (fo=1, routed)           0.000     1.860    U11/switch_flag_i_1_n_0
    SLICE_X62Y63         FDRE                                         r  U11/switch_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.988    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  U11/switch_flag_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.092     1.580    U11/switch_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U3/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.471    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U3/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.784    U3/count_reg[11]
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U3/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U3/count[8]_i_2_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.893 r  U3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U3/count_reg[8]_i_1_n_4
    SLICE_X64Y67         FDCE                                         r  U3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.985    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U3/count_reg[11]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.605    U3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U3/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  U3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U3/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.786    U3/count_reg[3]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U3/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    U3/count[0]_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  U3/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U3/count_reg[0]_i_1_n_4
    SLICE_X64Y65         FDCE                                         r  U3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.987    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  U3/count_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y65         FDCE (Hold_fdce_C_D)         0.134     1.607    U3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U12/loss_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/loss_count_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U12/loss_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.193     1.807    U12/loss_count_temp_reg[0]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  U12/loss_count_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U12/loss_count_temp[0]_i_1_n_0
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.987    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y62         FDCE (Hold_fdce_C_D)         0.091     1.564    U12/loss_count_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U3/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.470    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U3/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.784    U3/count_reg[15]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U3/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U3/count[12]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.893 r  U3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U3/count_reg[12]_i_1_n_4
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     1.984    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U3/count_reg[15]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.134     1.604    U3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63    U11/switch_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65    U11/switch_previous_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64    U11/switch_previous_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64    U11/switch_previous_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64    U11/switch_previous_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64    U11/switch_previous_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y62    U11/user_rps_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63    U11/user_rps_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63    U11/user_rps_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63    U11/switch_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63    U11/switch_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y65    U11/switch_previous_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y65    U11/switch_previous_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63    U11/switch_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63    U11/switch_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y65    U11/switch_previous_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y65    U11/switch_previous_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64    U11/switch_previous_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.654ns (52.351%)  route 4.236ns (47.649%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.209     1.665    U12/Q[1]
    SLICE_X63Y64         LUT5 (Prop_lut5_I0_O)        0.124     1.789 r  U12/D1_SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.789    U12/D1_SEG_OBUF[3]_inst_i_6_n_0
    SLICE_X63Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     2.034 r  U12/D1_SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.937     2.971    U11/D1_SEG[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.298     3.269 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.090     5.359    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531     8.890 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.890    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.581ns (54.247%)  route 3.863ns (45.753%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          0.969     1.425    U12/Q[1]
    SLICE_X61Y64         MUXF7 (Prop_muxf7_S_O)       0.296     1.721 r  U12/D1_SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.812     2.533    U11/D1_SEG[4]_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.298     2.831 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.083     4.913    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531     8.444 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.444    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 4.098ns (48.738%)  route 4.310ns (51.262%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.415     1.871    U5/Q[1]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.995 r  U5/D0_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.895     4.890    D0_SEG_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518     8.408 r  D0_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.408    D0_SEG[1]
    C5                                                                r  D0_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.115ns (49.674%)  route 4.169ns (50.326%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          1.358     1.814    U5/Q[0]
    SLICE_X65Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.938 r  U5/D0_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.811     4.749    D0_SEG_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535     8.284 r  D0_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.284    D0_SEG[4]
    A7                                                                r  D0_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.335ns (52.698%)  route 3.891ns (47.302%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          1.181     1.637    U4/Q[0]
    SLICE_X65Y65         LUT2 (Prop_lut2_I1_O)        0.152     1.789 r  U4/D0_AN_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.710     4.499    D1_AN_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.727     8.226 r  D0_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.226    D0_AN[0]
    D5                                                                r  D0_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.120ns (50.591%)  route 4.024ns (49.409%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          1.356     1.812    U5/Q[0]
    SLICE_X65Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.936 r  U5/D0_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     4.604    D0_SEG_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     8.144 r  D0_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.144    D0_SEG[3]
    B7                                                                r  D0_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.095ns (50.289%)  route 4.048ns (49.711%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.411     1.867    U5/Q[1]
    SLICE_X65Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.991 r  U5/D0_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.636     4.628    D0_SEG_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515     8.142 r  D0_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.142    D0_SEG[5]
    D6                                                                r  D0_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.100ns (50.647%)  route 3.995ns (49.353%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.416     1.872    U5/Q[1]
    SLICE_X65Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.996 r  U5/D0_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.578     4.575    D0_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     8.094 r  D0_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.094    D0_SEG[6]
    B5                                                                r  D0_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.229ns (52.538%)  route 3.820ns (47.462%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          1.388     1.844    U12/Q[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.124     1.968 r  U12/D1_SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.378     2.346    U12/D1_SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.470 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054     4.524    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525     8.049 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.049    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.106ns (51.026%)  route 3.941ns (48.974%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.264     1.720    U5/Q[1]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.844 r  U5/D0_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676     4.521    D0_SEG_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526     8.046 r  D0_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.046    D0_SEG[0]
    D7                                                                r  D0_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/rps_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/rps_temp_reg[0]/Q
                         net (fo=17, routed)          0.180     0.321    U5/rps_temp_reg[0]
    SLICE_X63Y63         LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  U5/rps_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    U5/rps_temp[2]_i_1_n_0
    SLICE_X63Y63         FDCE                                         r  U5/rps_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/rps_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U5/rps_temp_reg[0]/Q
                         net (fo=17, routed)          0.180     0.321    U5/rps_temp_reg[0]
    SLICE_X63Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  U5/rps_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U5/rps_temp[0]_i_1_n_0
    SLICE_X63Y63         FDCE                                         r  U5/rps_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          0.185     0.326    U4/Q[1]
    SLICE_X62Y67         LUT2 (Prop_lut2_I1_O)        0.042     0.368 r  U4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    U4/plusOp[1]
    SLICE_X62Y67         FDCE                                         r  U4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U4/count_reg[0]/Q
                         net (fo=29, routed)          0.248     0.389    U4/Q[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  U4/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.434    U4/plusOp[0]
    SLICE_X62Y67         FDCE                                         r  U4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.190ns (31.338%)  route 0.416ns (68.662%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[3]/Q
                         net (fo=17, routed)          0.239     0.380    U5/rps_temp_reg[3]
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.049     0.429 r  U5/rps_temp[3]_i_2/O
                         net (fo=1, routed)           0.178     0.606    U5/p_0_in[3]
    SLICE_X63Y63         FDPE                                         r  U5/rps_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.186ns (28.197%)  route 0.474ns (71.803%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[1]/Q
                         net (fo=17, routed)          0.306     0.447    U5/rps_temp_reg[1]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.492 r  U5/rps_temp[1]_i_1/O
                         net (fo=1, routed)           0.167     0.660    U5/p_0_in[1]
    SLICE_X63Y63         FDPE                                         r  U5/rps_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U5/rps_temp_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.225ns (26.516%)  route 0.622ns (73.484%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.622     0.847    U5/AR[0]
    SLICE_X63Y63         FDCE                                         f  U5/rps_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U5/rps_temp_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.225ns (26.516%)  route 0.622ns (73.484%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.622     0.847    U5/AR[0]
    SLICE_X63Y63         FDPE                                         f  U5/rps_temp_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U5/rps_temp_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.225ns (26.516%)  route 0.622ns (73.484%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.622     0.847    U5/AR[0]
    SLICE_X63Y63         FDCE                                         f  U5/rps_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U5/rps_temp_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.225ns (26.516%)  route 0.622ns (73.484%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.622     0.847    U5/AR[0]
    SLICE_X63Y63         FDPE                                         f  U5/rps_temp_reg[3]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/tie_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 4.853ns (54.386%)  route 4.070ns (45.614%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.616     5.142    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  U12/tie_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478     5.620 r  U12/tie_count_temp_reg[1]/Q
                         net (fo=10, routed)          1.043     6.663    U12/tie_count_temp_reg[1]
    SLICE_X63Y64         LUT5 (Prop_lut5_I1_O)        0.301     6.964 r  U12/D1_SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.964    U12/D1_SEG_OBUF[3]_inst_i_6_n_0
    SLICE_X63Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     7.209 r  U12/D1_SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.937     8.146    U11/D1_SEG[3]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.298     8.444 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.534    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    14.065 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.065    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.666ns (53.342%)  route 4.081ns (46.658%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.616     5.142    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  U12/tie_count_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  U12/tie_count_temp_reg[3]/Q
                         net (fo=8, routed)           1.342     7.002    U12/tie_count_temp_reg[3]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.126 r  U12/D1_SEG_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.634     7.761    U11/seg_out__30[1]
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.885 r  U11/D1_SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.885    U4/D1_SEG[5]_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     8.102 r  U4/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.104    10.206    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.683    13.888 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.888    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.792ns (55.286%)  route 3.875ns (44.714%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.147    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U12/loss_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.981     6.547    U12/loss_count_temp_reg[2]
    SLICE_X61Y64         LUT4 (Prop_lut4_I2_O)        0.299     6.846 r  U12/D1_SEG_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.846    U12/U15/seg_out__30[4]
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     7.091 r  U12/D1_SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.812     7.902    U11/D1_SEG[4]_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.298     8.200 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.083    10.283    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    13.814 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.814    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 5.003ns (58.612%)  route 3.533ns (41.388%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.144    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U12/win_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U12/win_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.864     6.427    U12/win_count_temp_reg[1]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.325     6.752 r  U12/D1_SEG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.958     7.710    U12/U13/seg_out__30[2]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.328     8.038 r  U12/D1_SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.038    U4/D1_SEG[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_I0_O)      0.212     8.250 r  U4/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.711     9.961    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.719    13.680 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.680    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.333ns  (logic 4.367ns (52.404%)  route 3.966ns (47.596%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.147    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U12/loss_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.968     6.534    U12/loss_count_temp_reg[2]
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.299     6.833 r  U12/D1_SEG_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.945     7.777    U12/U15/seg_out__30[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.901 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054     9.955    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    13.480 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.480    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.595ns (55.693%)  route 3.656ns (44.307%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.144    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U12/win_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U12/win_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.860     6.423    U12/win_count_temp_reg[1]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.329     6.752 r  U12/D1_SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.909     7.661    U12/U13/seg_out__30[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.327     7.988 r  U12/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.887     9.875    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    13.395 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.395    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.717ns (59.839%)  route 3.166ns (40.161%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.144    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U12/win_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U12/win_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.884     6.447    U12/win_count_temp_reg[1]
    SLICE_X63Y64         LUT4 (Prop_lut4_I2_O)        0.299     6.746 r  U12/D1_SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.746    U12/U13/seg_out__30[1]
    SLICE_X63Y64         MUXF7 (Prop_muxf7_I0_O)      0.212     6.958 r  U12/D1_SEG_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.577     7.534    U11/D1_SEG[1]_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     7.833 r  U11/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.706     9.539    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    13.027 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.027    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.976ns (69.771%)  route 1.723ns (30.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.146    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U12/led0_reg/Q
                         net (fo=1, routed)           1.723     7.325    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    10.845 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.845    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.976ns (69.924%)  route 1.710ns (30.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.146    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U12/led1_reg/Q
                         net (fo=1, routed)           1.710     7.312    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    10.832 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.832    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.362ns (79.664%)  route 0.348ns (20.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.474    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U12/led0_reg/Q
                         net (fo=1, routed)           0.348     1.963    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     3.184 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.184    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.362ns (79.455%)  route 0.352ns (20.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.474    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U12/led1_reg/Q
                         net (fo=1, routed)           0.352     1.967    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     3.189 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.189    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.556ns (76.346%)  route 0.482ns (23.654%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.472    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  U12/loss_count_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U12/loss_count_temp_reg[3]/Q
                         net (fo=8, routed)           0.129     1.742    U12/loss_count_temp_reg[3]
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  U12/D1_SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.787    U4/D1_SEG[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_I0_O)      0.062     1.849 r  U4/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.202    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.308     3.510 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.510    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.444ns (68.520%)  route 0.663ns (31.480%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.472    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  U12/tie_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.264     1.901    U12/tie_count_temp_reg[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  U12/D1_SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.051     1.997    U11/D1_SEG[1]_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I2_O)        0.045     2.042 r  U11/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.390    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.579 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.579    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.457ns (66.589%)  route 0.731ns (33.411%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.472    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  U12/tie_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U12/tie_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.101     1.714    U12/tie_count_temp_reg[2]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  U12/D1_SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.134     1.893    U12/D1_SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.434    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.660 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.660    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.458ns (65.855%)  route 0.756ns (34.145%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y63         FDSE                                         r  U11/user_rps_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.128     1.601 f  U11/user_rps_reg[2]/Q
                         net (fo=15, routed)          0.237     1.839    U11/Q[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.098     1.937 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.455    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.232     3.687 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.687    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.523ns (68.313%)  route 0.706ns (31.687%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y63         FDSE                                         r  U11/user_rps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  U11/user_rps_reg[1]/Q
                         net (fo=13, routed)          0.204     1.818    U11/user_rps[1]
    SLICE_X61Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.863 r  U11/D1_SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.863    U4/D1_SEG[5]_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     1.928 r  U4/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.431    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.272     3.702 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.702    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.517ns (65.649%)  route 0.794ns (34.351%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.475    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.255     1.871    U12/loss_count_temp_reg[1]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.048     1.919 r  U12/D1_SEG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.117     2.036    U12/U15/seg_out__30[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.107     2.143 r  U12/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.565    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     3.787 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.787    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.462ns (60.216%)  route 0.966ns (39.784%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.474    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  U11/user_rps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U11/user_rps_reg[0]/Q
                         net (fo=14, routed)          0.333     1.948    U11/Q[0]
    SLICE_X62Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.993 r  U11/D1_SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.109     2.102    U11/D1_SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.147 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.672    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.903 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.903    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U11/switch_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.709ns (34.267%)  route 3.278ns (65.733%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.467     3.927    U11/sw_IBUF[0]
    SLICE_X63Y62         LUT5 (Prop_lut5_I1_O)        0.124     4.051 r  U11/switch_flag_i_3/O
                         net (fo=1, routed)           0.811     4.862    U11/switch_flag_i_3_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  U11/switch_flag_i_1/O
                         net (fo=1, routed)           0.000     4.986    U11/switch_flag_i_1_n_0
    SLICE_X62Y63         FDRE                                         r  U11/switch_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501     4.848    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  U11/switch_flag_reg/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[20]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.456ns (33.454%)  route 2.897ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.897     4.354    U3/AR[0]
    SLICE_X64Y70         FDCE                                         f  U3/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[20]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[21]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.456ns (33.454%)  route 2.897ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.897     4.354    U3/AR[0]
    SLICE_X64Y70         FDCE                                         f  U3/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[21]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[22]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.456ns (33.454%)  route 2.897ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.897     4.354    U3/AR[0]
    SLICE_X64Y70         FDCE                                         f  U3/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y70         FDCE                                         r  U3/count_reg[22]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[12]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.456ns (33.851%)  route 2.846ns (66.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.846     4.303    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[12]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[13]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.456ns (33.851%)  route 2.846ns (66.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.846     4.303    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[13]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[14]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.456ns (33.851%)  route 2.846ns (66.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.846     4.303    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[14]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[15]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.456ns (33.851%)  route 2.846ns (66.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.846     4.303    U2/AR[0]
    SLICE_X58Y69         FDCE                                         f  U2/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494     4.841    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U2/count_reg[15]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[16]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.456ns (34.580%)  route 2.755ns (65.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.755     4.212    U3/AR[0]
    SLICE_X64Y69         FDCE                                         f  U3/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[16]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U3/count_reg[17]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.456ns (34.580%)  route 2.755ns (65.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          2.755     4.212    U3/AR[0]
    SLICE_X64Y69         FDCE                                         f  U3/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.495     4.842    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U3/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led0_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.017%)  route 0.319ns (57.983%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[3]/Q
                         net (fo=17, routed)          0.238     0.379    U5/rps_temp_reg[3]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  U5/led0_i_3/O
                         net (fo=3, routed)           0.080     0.505    U11/led0_reg
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  U11/led0_i_2/O
                         net (fo=1, routed)           0.000     0.550    U12/led0
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.989    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led1_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.941%)  route 0.320ns (58.059%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[3]/Q
                         net (fo=17, routed)          0.238     0.379    U5/rps_temp_reg[3]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  U5/led0_i_3/O
                         net (fo=3, routed)           0.081     0.506    U11/led0_reg
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.551 r  U11/led1_i_1/O
                         net (fo=1, routed)           0.000     0.551    U12/led1
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.989    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/loss_count_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.487%)  route 0.480ns (67.513%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U5/rps_temp_reg[1]/Q
                         net (fo=17, routed)          0.195     0.336    U5/rps_temp_reg[1]
    SLICE_X64Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.381 r  U5/win_count_temp[3]_i_4/O
                         net (fo=3, routed)           0.147     0.527    U11/loss_count_temp_reg[3]_1
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.572 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.139     0.711    U12/loss_count_temp_reg[3]_2[0]
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.987    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  U12/loss_count_temp_reg[0]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/loss_count_temp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.231ns (32.432%)  route 0.481ns (67.568%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U5/rps_temp_reg[1]/Q
                         net (fo=17, routed)          0.195     0.336    U5/rps_temp_reg[1]
    SLICE_X64Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.381 r  U5/win_count_temp[3]_i_4/O
                         net (fo=3, routed)           0.147     0.527    U11/loss_count_temp_reg[3]_1
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.572 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.140     0.712    U12/loss_count_temp_reg[3]_2[0]
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.991    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[1]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/loss_count_temp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.231ns (32.432%)  route 0.481ns (67.568%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U5/rps_temp_reg[1]/Q
                         net (fo=17, routed)          0.195     0.336    U5/rps_temp_reg[1]
    SLICE_X64Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.381 r  U5/win_count_temp[3]_i_4/O
                         net (fo=3, routed)           0.147     0.527    U11/loss_count_temp_reg[3]_1
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.572 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.140     0.712    U12/loss_count_temp_reg[3]_2[0]
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.991    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[2]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U12/loss_count_temp_reg[1]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.225ns (30.674%)  route 0.508ns (69.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.508     0.732    U12/AR[0]
    SLICE_X62Y61         FDCE                                         f  U12/loss_count_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.991    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[1]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U12/loss_count_temp_reg[2]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.225ns (30.674%)  route 0.508ns (69.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_main_IBUF_inst/O
                         net (fo=65, routed)          0.508     0.732    U12/AR[0]
    SLICE_X62Y61         FDCE                                         f  U12/loss_count_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.991    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U12/loss_count_temp_reg[2]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led0_reg/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.990%)  route 0.514ns (69.010%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[3]/Q
                         net (fo=17, routed)          0.238     0.379    U5/rps_temp_reg[3]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  U5/led0_i_3/O
                         net (fo=3, routed)           0.160     0.584    U11/led0_reg
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.045     0.629 r  U11/led0_i_1/O
                         net (fo=2, routed)           0.116     0.745    U12/led0_reg_0
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.989    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led0_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led1_reg/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.990%)  route 0.514ns (69.010%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5/rps_temp_reg[3]/Q
                         net (fo=17, routed)          0.238     0.379    U5/rps_temp_reg[3]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  U5/led0_i_3/O
                         net (fo=3, routed)           0.160     0.584    U11/led0_reg
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.045     0.629 r  U11/led0_i_1/O
                         net (fo=2, routed)           0.116     0.745    U12/led0_reg_0
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.989    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U12/led1_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/loss_count_temp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.116%)  route 0.536ns (69.884%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X63Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U5/rps_temp_reg[1]/Q
                         net (fo=17, routed)          0.195     0.336    U5/rps_temp_reg[1]
    SLICE_X64Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.381 r  U5/win_count_temp[3]_i_4/O
                         net (fo=3, routed)           0.147     0.527    U11/loss_count_temp_reg[3]_1
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.572 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.195     0.767    U12/loss_count_temp_reg[3]_2[0]
    SLICE_X61Y63         FDCE                                         r  U12/loss_count_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.986    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  U12/loss_count_temp_reg[3]/C





