`timescale 1ns/1ps

module tb ();

// criando clock
reg clk;

always #10 clk <= ~clk;  

 reg signed [15:0] x;
 wire signed [15:0] y;

integer data_x = 16'd0;
integer data_y = 16'd0;

initial fork

	clk <= 1'b1;
	enable <=1'b0;
	data_x <= $fopen("Sinalx.txt","r");			// r -> read 
	data_y <= $fopen("Sinaly.txt","w");			// w -> write
	
	forever #20 enable <= ~enable;

join

always @ (negedge clk) begin

	$fscanf(data_x, "%d", x);
	$fwrite(data_y, "%d", y);

end 

zero_cross DUT (	.clk(clk), 
					   .enable()
							.x(x),
							.out(y)
				); 


endmodule