verilog xil_defaultlib  \
"../../pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" \
"../../pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" \
"../../pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" \
"../../pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" \
"../../pipline_cpu.srcs/sources_1/new/pip_cpu.v" \
"../../pipline_cpu.srcs/sim_1/new/testbench.v" \

verilog xil_defaultlib "glbl.v"

nosort
