$date
	Thu Oct 25 16:09:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module transmission_gateout $end
$var wire 1 ! s $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$scope module obj $end
$var wire 1 $ a $end
$var wire 1 % en $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
z!
$end
#20
1"
1$
#40
1#
0!
1%
0"
0$
#60
1"
1!
1$
