This folder contains all the Verilog code files used in the project.
