<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>triumf.ca</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>sample_generator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CLK.ASSOCIATED_BUSIF">S_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CLK.ASSOCIATED_RESET">s_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_RESET">m_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sample_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ef6e2b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sample_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ef6e2b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4bcf527a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>FrameSize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>En</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/sample_generator_v1_0_M_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sample_generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c3ff2168</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/sample_generator_v1_0_M_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sample_generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sample_generator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4bcf527a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This is a simple AXI Stream sample generator module</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_TDATA_WIDTH" spirit:order="3" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sample_generator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sample_generator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-10-05T23:01:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e95ef7d_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231ab45b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453f59c5_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455bafb3_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a075d96_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8677ec_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aec2009_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebac1d_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c69bf3_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7353b1e1_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb8693_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d51b41a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe9c82b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3829fef1_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa1598c_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382b04ae_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5214ee37_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@997991_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3865811_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c929a5_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3effbb_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5951b77c_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238b05a0_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45390cb8_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36adb2b0_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731d28a3_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fefa0a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52316ec_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f5b092_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51eb1b10_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba6c173_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b21bb55_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5be56b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0ad7c2_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f4884c_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72641a3b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e8db6a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578a5e55_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d8bd29_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fef61f_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aafe7fa_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f71c3a8_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f09cd1f_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5b8afc_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ccd0a1_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550f62d6_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f859b2e_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588b1f78_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30215d7d_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db1189b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698173ca_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353efd74_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2310aa95_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5ceb1e_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbc5ebc_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4403e85c_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754754b7_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bfb5fd_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ad6cc6_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cef2737_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de63867_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3add96e8_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cc86b8_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f97ac_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10cc8159_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bd4a2b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d037482_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c13e67_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dee8894_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1afe13_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcf02dd_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5caea5_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f6c7ad_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229fb7f0_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a11c7df_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0b0d5d_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417b5c9f_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bb430a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6647e10a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527d50a5_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bae8fb6_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6672f801_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227235d6_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f538cb_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156cc781_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f05772f_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710b49a4_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5517523b_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1581ff65_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2ee436_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481f809f_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8f8de0_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2e7669_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@965354e_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c3a163_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c63f3cb_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb33b19_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d90ae09_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8b3a3a_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ada68c_ARCHIVE_LOCATION">c:/Repos/rev0-2020.1-petalinux/Vivado_NuPRISM_AddingDMA/ip_repo/sample_generator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="467a2807"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c643d20a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fc340baf"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="188615b3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="30a7d29d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
