

================================================================
== Vitis HLS Report for 'MPCcore_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Mon Feb 12 12:28:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_v1_v4_NPC_SDA_20khz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.527 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      25|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|      77|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1540|  508400|  254200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_63_16_1_1_U8  |mux_63_16_1_1  |        0|   0|  0|  25|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  25|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_111_p2    |         +|   0|  0|  11|           3|           1|
    |ap_condition_114       |       and|   0|  0|   6|           1|           1|
    |icmp_ln1073_fu_105_p2  |      icmp|   0|  0|   8|           3|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  25|           7|           5|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2  |   9|          2|    3|          6|
    |i_V_fu_44               |   9|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|    7|         14|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_V_fu_44    |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_ce              |   in|    1|  ap_ctrl_hs|  MPCcore_Pipeline_VITIS_LOOP_64_4|  return value|
|Xk_V_address0      |  out|    3|   ap_memory|                              Xk_V|         array|
|Xk_V_ce0           |  out|    1|   ap_memory|                              Xk_V|         array|
|Xk_V_we0           |  out|    1|   ap_memory|                              Xk_V|         array|
|Xk_V_d0            |  out|   16|   ap_memory|                              Xk_V|         array|
|xn_currents_V_102  |   in|   16|     ap_none|                 xn_currents_V_102|        scalar|
|xn_currents_V_103  |   in|   16|     ap_none|                 xn_currents_V_103|        scalar|
|xn_currents_V_104  |   in|   16|     ap_none|                 xn_currents_V_104|        scalar|
|xn_currents_V_105  |   in|   16|     ap_none|                 xn_currents_V_105|        scalar|
|xn_currents_V_106  |   in|   16|     ap_none|                 xn_currents_V_106|        scalar|
|xn_currents_V_107  |   in|   16|     ap_none|                 xn_currents_V_107|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

