{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444130415296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444130415301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:20:15 2015 " "Processing started: Tue Oct 06 13:20:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444130415301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444130415301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444130415301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444130415956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo-async_fifo_arch " "Found design unit 1: async_fifo-async_fifo_arch" {  } { { "async_fifo.vhd" "" { Text "C:/FPGA_projects/async_fifo/async_fifo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434447 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "C:/FPGA_projects/async_fifo/async_fifo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444130434447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nsram-SYN " "Found design unit 1: nsram-SYN" {  } { { "nsram.vhd" "" { Text "C:/FPGA_projects/async_fifo/nsram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434451 ""} { "Info" "ISGN_ENTITY_NAME" "1 nsram " "Found entity 1: nsram" {  } { { "nsram.vhd" "" { Text "C:/FPGA_projects/async_fifo/nsram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444130434451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-sync_arch " "Found design unit 1: sync-sync_arch" {  } { { "sync.vhd" "" { Text "C:/FPGA_projects/async_fifo/sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434454 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "C:/FPGA_projects/async_fifo/sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444130434454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_wc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_wc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_wc-fifo_wc_arch " "Found design unit 1: fifo_wc-fifo_wc_arch" {  } { { "fifo_wc.vhd" "" { Text "C:/FPGA_projects/async_fifo/fifo_wc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434457 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_wc " "Found entity 1: fifo_wc" {  } { { "fifo_wc.vhd" "" { Text "C:/FPGA_projects/async_fifo/fifo_wc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444130434457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_rc-fifo_rc_arch " "Found design unit 1: fifo_rc-fifo_rc_arch" {  } { { "fifo_rc.vhd" "" { Text "C:/FPGA_projects/async_fifo/fifo_rc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434459 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_rc " "Found entity 1: fifo_rc" {  } { { "fifo_rc.vhd" "" { Text "C:/FPGA_projects/async_fifo/fifo_rc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444130434459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444130434459 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "wen std_logic async_fifo.vhd(93) " "VHDL error at async_fifo.vhd(93): type of identifier \"wen\" does not agree with its usage as \"std_logic\" type" {  } { { "async_fifo.vhd" "" { Text "C:/FPGA_projects/async_fifo/async_fifo.vhd" 93 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1444130434461 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out wen async_fifo.vhd(93) " "VHDL error at async_fifo.vhd(93): cannot associate formal port \"wen\" of mode \"out\" with an expression" {  } { { "async_fifo.vhd" "" { Text "C:/FPGA_projects/async_fifo/async_fifo.vhd" 93 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1444130434461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444130434649 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 06 13:20:34 2015 " "Processing ended: Tue Oct 06 13:20:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444130434649 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444130434649 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444130434649 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444130434649 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444130435336 ""}
