Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Mar 19 14:39:46 2021
| Host              : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xcku15p-ffva1760
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.199        0.000                      0               163112        0.010        0.000                      0               163112        0.000        0.000                       0                 71019  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                ------------           ----------      --------------
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   {0.000 2.000}          4.000           250.000         
  axi_clk                                                                                                                                                                                                                                                                                                                                                                                            {0.000 4.000}          8.000           125.000         
    clk_40_pseudo_i                                                                                                                                                                                                                                                                                                                                                                                  {0.000 12.500}         25.000          40.000          
      clk160s_u_1                                                                                                                                                                                                                                                                                                                                                                                    {0.000 3.125}          6.250           160.000         
      clk_40_pseudo                                                                                                                                                                                                                                                                                                                                                                                  {0.000 12.500}         25.000          40.000          
      clk_payload_pseudo                                                                                                                                                                                                                                                                                                                                                                             {0.000 2.083}          4.167           240.000         
    ipbus_clk                                                                                                                                                                                                                                                                                                                                                                                        {0.000 16.000}         32.000          31.250          
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              {0.000 500.000}        1000.000        1.000           
osc_clk                                                                                                                                                                                                                                                                                                                                                                                              {0.000 12.500}         25.000          40.000          
  clk_40_extern_i                                                                                                                                                                                                                                                                                                                                                                                    {0.000 12.500}         25.000          40.000          
    clk160s_u                                                                                                                                                                                                                                                                                                                                                                                        {0.000 3.125}          6.250           160.000         
    clk_40_extern                                                                                                                                                                                                                                                                                                                                                                                    {0.000 12.500}         25.000          40.000          
    clk_payload_extern                                                                                                                                                                                                                                                                                                                                                                               {0.000 2.083}          4.167           240.000         
pcie_sys_clk                                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                 {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                              {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                 {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                              {0.000 5.000}          10.000          100.000         
refclk_0                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_1                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_10                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_11                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_12                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_13                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_14                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_15                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.563}          3.125           320.000         
refclk_2                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_3                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_4                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_5                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_6                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_7                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_8                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         
refclk_9                                                                                                                                                                                                                                                                                                                                                                                             {0.000 1.563}          3.125           320.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         1.199        0.000                      0                 5287        0.016        0.000                      0                 5287        0.000        0.000                       0                  2335  
  axi_clk                                                                                                                                                                                                                                                                                                                                                                                                  2.593        0.000                      0                46254        0.010        0.000                      0                46254        0.000        0.000                       0                 16225  
    clk_40_pseudo_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   12.050        0.000                       0                     3  
      clk160s_u_1                                                                                                                                                                                                                                                                                                                                                                                          4.156        0.000                      0                  275        0.041        0.000                      0                  275        1.687        0.000                       0                   126  
      clk_40_pseudo                                                                                                                                                                                                                                                                                                                                                                                       22.653        0.000                      0                 1960        0.012        0.000                      0                 1960       11.500        0.000                       0                   952  
      clk_payload_pseudo                                                                                                                                                                                                                                                                                                                                                                                   1.595        0.000                      0                52428        0.010        0.000                      0                52428        1.541        0.000                       0                 37211  
    ipbus_clk                                                                                                                                                                                                                                                                                                                                                                                              6.524        0.000                      0                54882        0.012        0.000                      0                54882       15.458        0.000                       0                 13636  
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.030        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                  999.097        0.000                      0                   20        0.059        0.000                      0                   20      499.725        0.000                       0                    13  
osc_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                6.250        0.000                       0                     1  
  clk_40_extern_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      6.250        0.000                       0                     3  
    clk160s_u                                                                                                                                                                                                                                                                                                                                                                                              4.156        0.000                      0                  275        0.041        0.000                      0                  275        1.687        0.000                       0                   126  
    clk_40_extern                                                                                                                                                                                                                                                                                                                                                                                         22.653        0.000                      0                 1960        0.012        0.000                      0                 1960       11.500        0.000                       0                   952  
    clk_payload_extern                                                                                                                                                                                                                                                                                                                                                                                     1.595        0.000                      0                52428        0.010        0.000                      0                52428        1.541        0.000                       0                 37211  
pcie_sys_clk                                                                                                                                                                                                                                                                                                                                                                                               7.922        0.000                      0                  977        0.016        0.000                      0                  977        3.200        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                                                                                                                                                                                                                          To Clock                                                                                                                                                                                                                                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                          --------                                                                                                                                                                                                                                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_clk                                                                                                                                                                                                                                                                                                                                                                             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK        2.486        0.000                      0                  337        0.029        0.000                      0                  337  
infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  axi_clk                                                                                                                                                                                                                                                                                                                                                                                   2.036        0.000                      0                 1191        0.103        0.000                      0                 1191  
clk160s_u_1                                                                                                                                                                                                                                                                                                                                                                         clk_40_pseudo                                                                                                                                                                                                                                                                                                                                                                             5.042        0.000                      0                   12        0.068        0.000                      0                   12  
clk_payload_pseudo                                                                                                                                                                                                                                                                                                                                                                  clk_40_pseudo                                                                                                                                                                                                                                                                                                                                                                             1.336        0.000                      0                    1        0.978        0.000                      0                    1  
clk_40_pseudo                                                                                                                                                                                                                                                                                                                                                                       clk_payload_pseudo                                                                                                                                                                                                                                                                                                                                                                        1.815        0.000                      0                    9        0.107        0.000                      0                    9  
clk160s_u                                                                                                                                                                                                                                                                                                                                                                           clk_40_extern                                                                                                                                                                                                                                                                                                                                                                             5.042        0.000                      0                   12        0.068        0.000                      0                   12  
clk_payload_extern                                                                                                                                                                                                                                                                                                                                                                  clk_40_extern                                                                                                                                                                                                                                                                                                                                                                             1.336        0.000                      0                    1        0.978        0.000                      0                    1  
clk_40_extern                                                                                                                                                                                                                                                                                                                                                                       clk_payload_extern                                                                                                                                                                                                                                                                                                                                                                        1.815        0.000                      0                    9        0.107        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                           From Clock                                                                                                                                                                                                                                                                                                                                                                                           To Clock                                                                                                                                                                                                                                                                                                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                           ----------                                                                                                                                                                                                                                                                                                                                                                                           --------                                                                                                                                                                                                                                                                                                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    axi_clk                                                                                                                                                                                                                                                                                                                                                                                              axi_clk                                                                                                                                                                                                                                                                                                                                                                                                    6.095        0.000                      0                   75        0.214        0.000                      0                   75  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   axi_clk                                                                                                                                                                                                                                                                                                                                                                                                    5.611        0.000                      0                    1        0.844        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    clk160s_u                                                                                                                                                                                                                                                                                                                                                                                            clk160s_u                                                                                                                                                                                                                                                                                                                                                                                                  5.408        0.000                      0                   31        0.102        0.000                      0                   31  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    clk160s_u_1                                                                                                                                                                                                                                                                                                                                                                                          clk160s_u_1                                                                                                                                                                                                                                                                                                                                                                                                5.408        0.000                      0                   31        0.102        0.000                      0                   31  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    axi_clk                                                                                                                                                                                                                                                                                                                                                                                              infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         1.984        0.000                      0                   98        0.193        0.000                      0                   98  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         2.325        0.000                      0                    4        0.299        0.000                      0                    4  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.288        0.000                      0                   18        0.148        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                    pcie_sys_clk                                                                                                                                                                                                                                                                                                                                                                                         pcie_sys_clk                                                                                                                                                                                                                                                                                                                                                                                               9.078        0.000                      0                   34        0.143        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.079ns (3.053%)  route 2.509ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 6.140 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.784ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.509     5.008    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.927     6.140    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[0]/C
                         clock pessimism              0.187     6.327    
                         clock uncertainty           -0.046     6.281    
    SLICE_X90Y48         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.207    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[0]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.079ns (3.053%)  route 2.509ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 6.140 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.784ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.509     5.008    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.927     6.140    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[1]/C
                         clock pessimism              0.187     6.327    
                         clock uncertainty           -0.046     6.281    
    SLICE_X90Y48         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.207    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[1]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.079ns (3.053%)  route 2.509ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 6.140 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.784ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.509     5.008    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.927     6.140    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[0]/C
                         clock pessimism              0.187     6.327    
                         clock uncertainty           -0.046     6.281    
    SLICE_X90Y48         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.207    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[0]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.079ns (3.053%)  route 2.509ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 6.140 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.784ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.509     5.008    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.927     6.140    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X90Y48         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[1]/C
                         clock pessimism              0.187     6.327    
                         clock uncertainty           -0.046     6.281    
    SLICE_X90Y48         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.207    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[1]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.079ns (3.156%)  route 2.424ns (96.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 6.132 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.784ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.424     4.923    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X86Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.919     6.132    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X86Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[5]/C
                         clock pessimism              0.187     6.319    
                         clock uncertainty           -0.046     6.273    
    SLICE_X86Y54         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.199    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[5]
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.079ns (3.376%)  route 2.261ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.784ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.261     4.760    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     6.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[3]/C
                         clock pessimism              0.187     6.342    
                         clock uncertainty           -0.046     6.296    
    SLICE_X91Y54         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.222    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[3]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.079ns (3.376%)  route 2.261ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.784ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.261     4.760    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     6.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[4]/C
                         clock pessimism              0.187     6.342    
                         clock uncertainty           -0.046     6.296    
    SLICE_X91Y54         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.222    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[4]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.079ns (3.376%)  route 2.261ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.784ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.261     4.760    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     6.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[5]/C
                         clock pessimism              0.187     6.342    
                         clock uncertainty           -0.046     6.296    
    SLICE_X91Y54         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.222    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_cor_reg[5]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.079ns (3.376%)  route 2.261ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.784ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.261     4.760    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     6.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]/C
                         clock pessimism              0.187     6.342    
                         clock uncertainty           -0.046     6.296    
    SLICE_X91Y54         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.222    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[3]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.079ns (3.376%)  route 2.261ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.863ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.784ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg/Q
                         net (fo=44, routed)          2.261     4.760    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/SR[0]
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     6.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y54         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[4]/C
                         clock pessimism              0.187     6.342    
                         clock uncertainty           -0.046     6.296    
    SLICE_X91Y54         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.222    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_err_uncor_reg[4]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  1.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.060ns (25.424%)  route 0.176ns (74.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.945ns (routing 0.784ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.863ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.945     2.158    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X92Y53         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.218 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[108]/Q
                         net (fo=1, routed)           0.176     2.394    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[108]
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.294     2.537    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.131     2.406    
    RAMB36_X6Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.028     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.061ns (31.282%)  route 0.134ns (68.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.942ns (routing 0.784ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.325ns (routing 0.863ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.942     2.155    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X90Y6          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.216 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[94]/Q
                         net (fo=1, routed)           0.134     2.350    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[94]
    RAMB36_X6Y1          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.325     2.568    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X6Y1          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.190     2.378    
    RAMB36_X6Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.046     2.332    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.944ns (routing 0.784ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.863ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.944     2.157    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X91Y55         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.216 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[123]/Q
                         net (fo=1, routed)           0.180     2.396    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[123]
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.294     2.537    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.131     2.406    
    RAMB36_X6Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.028     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      1.962ns (routing 0.766ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.846ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.962     2.175    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X95Y12         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.234 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/Q
                         net (fo=2, routed)           0.080     2.314    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/in10[2]
    SLICE_X95Y11         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         2.232     2.475    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X95Y11         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/C
                         clock pessimism             -0.240     2.235    
    SLICE_X95Y11         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.295    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.196ns (routing 0.471ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.526ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.196     1.342    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X90Y22         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.381 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p0_reg[0]/Q
                         net (fo=5, routed)           0.034     1.415    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p0
    SLICE_X90Y22         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.350     1.517    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X90Y22         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]_rep__2/C
                         clock pessimism             -0.169     1.348    
    SLICE_X90Y22         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.395    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.206ns (routing 0.471ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.526ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.206     1.352    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X91Y5          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.391 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[49]/Q
                         net (fo=1, routed)           0.088     1.479    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[49]
    RAMB36_X6Y0          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.452     1.619    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X6Y0          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.157     1.462    
    RAMB36_X6Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[17])
                                                     -0.005     1.457    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.950ns (routing 0.784ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.863ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.950     2.163    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X92Y3          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.222 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[30]/Q
                         net (fo=1, routed)           0.134     2.356    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[30]
    RAMB36_X6Y0          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.327     2.570    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X6Y0          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.190     2.380    
    RAMB36_X6Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.046     2.334    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.941ns (routing 0.784ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.863ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.941     2.154    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X92Y42         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.214 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[119]/Q
                         net (fo=1, routed)           0.129     2.343    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[119]
    RAMB36_X6Y8          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.296     2.539    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y8          RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.190     2.349    
    RAMB36_X6Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                     -0.028     2.321    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.058ns (24.167%)  route 0.182ns (75.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.947ns (routing 0.784ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.863ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.947     2.160    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X92Y53         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.218 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[64]/Q
                         net (fo=1, routed)           0.182     2.400    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[64]
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.294     2.537    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.131     2.406    
    RAMB36_X6Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[0])
                                                     -0.028     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.059ns (24.380%)  route 0.183ns (75.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.945ns (routing 0.784ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.863ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.945     2.158    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X92Y53         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.217 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[104]/Q
                         net (fo=1, routed)           0.183     2.400    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[104]
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.294     2.537    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y12         RAMB36E2                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.131     2.406    
    RAMB36_X6Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.028     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                                Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE40E4/PIPECLK                       n/a               4.000         4.000       0.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Min Period        n/a     PCIE40E4/CORECLK                       n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM0           n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM1           n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK                 n/a               1.954         4.000       2.046      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2                n/a               1.954         4.000       2.046      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X5Y7         infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X6Y8         infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X5Y4         infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X6Y10        infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKARDCLK
Max Skew          Fast    PCIE40E4/PIPECLK                       PCIE40E4/CORECLK  0.357         0.171       0.186      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.281         0.079       0.202      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.281         0.077       0.204      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     PCIE40E4/CORECLK  0.281         0.071       0.210      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     PCIE40E4/CORECLK  0.281         0.045       0.236      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  PCIE40E4/CORECLK  0.281         0.037       0.244      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  PCIE40E4/CORECLK  0.281         0.031       0.250      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.436         0.146       0.290      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.436         0.142       0.294      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Slow    PCIE40E4/PIPECLK                       PCIE40E4/CORECLK  0.557         0.261       0.296      PCIE40E4_X1Y0       infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.443ns (9.394%)  route 4.273ns (90.606%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 10.049 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.778ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y194        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     6.036 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3/O
                         net (fo=8, routed)           1.097     7.133    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3_n_0
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.836    10.049    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/CLKARDCLK
                         clock pessimism              0.117    10.166    
                         clock uncertainty           -0.046    10.120    
    RAMB36_X5Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     9.726    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.443ns (9.458%)  route 4.241ns (90.542%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 10.049 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.778ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y194        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     6.036 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3/O
                         net (fo=8, routed)           1.065     7.101    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3_n_0
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.836    10.049    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/CLKARDCLK
                         clock pessimism              0.117    10.166    
                         clock uncertainty           -0.046    10.120    
    RAMB36_X5Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394     9.726    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.443ns (9.464%)  route 4.238ns (90.536%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 10.049 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.778ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y194        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     6.036 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3/O
                         net (fo=8, routed)           1.062     7.098    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3_n_0
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.836    10.049    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/CLKARDCLK
                         clock pessimism              0.117    10.166    
                         clock uncertainty           -0.046    10.120    
    RAMB36_X5Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394     9.726    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.443ns (9.472%)  route 4.234ns (90.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 10.049 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.778ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y194        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     6.036 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3/O
                         net (fo=8, routed)           1.058     7.094    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9_i_3_n_0
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.836    10.049    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y28         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9/CLKARDCLK
                         clock pessimism              0.117    10.166    
                         clock uncertainty           -0.046    10.120    
    RAMB36_X5Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.394     9.726    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.399ns (8.740%)  route 4.166ns (91.260%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 10.040 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.778ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.086     5.897    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.996 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12_i_3/O
                         net (fo=8, routed)           0.986     6.982    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12_i_3_n_0
    RAMB36_X5Y31         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.827    10.040    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y31         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/CLKARDCLK
                         clock pessimism              0.117    10.157    
                         clock uncertainty           -0.046    10.111    
    RAMB36_X5Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.394     9.717    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.410ns (8.944%)  route 4.174ns (91.056%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 10.106 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.778ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.003 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4/O
                         net (fo=8, routed)           0.998     7.001    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4_n_0
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.893    10.106    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.113    10.219    
                         clock uncertainty           -0.046    10.173    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394     9.779    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.410ns (8.946%)  route 4.173ns (91.054%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 10.106 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.778ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.003 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4/O
                         net (fo=8, routed)           0.997     7.000    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4_n_0
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.893    10.106    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.113    10.219    
                         clock uncertainty           -0.046    10.173    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394     9.779    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.410ns (8.956%)  route 4.168ns (91.044%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 10.106 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.778ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.003 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4/O
                         net (fo=8, routed)           0.992     6.995    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4_n_0
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.893    10.106    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.113    10.219    
                         clock uncertainty           -0.046    10.173    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     9.779    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.410ns (8.958%)  route 4.167ns (91.042%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 10.106 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.778ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.082     5.893    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.003 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4/O
                         net (fo=8, routed)           0.991     6.994    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_7_i_4_n_0
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.893    10.106    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X4Y54         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.113    10.219    
                         clock uncertainty           -0.046    10.173    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.394     9.779    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.399ns (8.894%)  route 4.087ns (91.106%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 10.040 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.778ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.770     4.266    infra/ipbus_transport_axi/axi_in[aresetn]
    SLICE_X65Y102        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.365 r  infra/ipbus_transport_axi/ram_to_trans_i_1/O
                         net (fo=2, routed)           0.324     4.689    infra/ipbus_transport_axi/ram_to_trans/wr_en
    SLICE_X62Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.811 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if_i_1/O
                         net (fo=17, routed)          1.086     5.897    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/wea
    SLICE_X44Y188        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.996 r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12_i_3/O
                         net (fo=8, routed)           0.907     6.903    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12_i_3_n_0
    RAMB36_X5Y31         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.827    10.040    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/clka
    RAMB36_X5Y31         RAMB36E2                                     r  infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12/CLKARDCLK
                         clock pessimism              0.117    10.157    
                         clock uncertainty           -0.046    10.111    
    RAMB36_X5Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394     9.717    infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  2.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.795%)  route 0.085ns (51.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.837ns (routing 0.778ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.861ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.837     2.050    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X70Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.109 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1_reg[0][37]/Q
                         net (fo=2, routed)           0.063     2.172    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1_reg[0]_47[37]
    SLICE_X72Y73         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     2.194 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[0][37]_i_1/O
                         net (fo=1, routed)           0.022     2.216    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn0[0]_62[37]
    SLICE_X72Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.083     2.326    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X72Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][37]/C
                         clock pessimism             -0.180     2.146    
    SLICE_X72Y73         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.206    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][37]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_msk_gen[27].msix_ram_msk_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_intr_mask_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.920ns (routing 0.778ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.861ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.920     2.133    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/user_clk
    SLICE_X86Y40         FDSE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_msk_gen[27].msix_ram_msk_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.191 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_msk_gen[27].msix_ram_msk_reg_reg[27]/Q
                         net (fo=3, routed)           0.115     2.306    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/D[27]
    SLICE_X88Y39         FDSE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_intr_mask_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.182     2.425    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/user_clk
    SLICE_X88Y39         FDSE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_intr_mask_reg_reg[27]/C
                         clock pessimism             -0.191     2.234    
    SLICE_X88Y39         FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.296    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_intr_mask_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][62]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.836ns (routing 0.778ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.861ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.836     2.049    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X72Y83         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.107 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[62]/Q
                         net (fo=3, routed)           0.106     2.213    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1[62]
    SLICE_X70Y82         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.078     2.321    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X70Y82         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][62]/C
                         clock pessimism             -0.180     2.141    
    SLICE_X70Y82         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.203    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][62]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe3_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_did_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.060ns (36.364%)  route 0.105ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.834ns (routing 0.778ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.861ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.834     2.047    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X61Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe3_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.107 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe3_ff_reg[1]/Q
                         net (fo=1, routed)           0.105     2.212    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_did_100_reg[8]_0[1]
    SLICE_X63Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_did_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.077     2.320    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X63Y73         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_did_100_reg[1]/C
                         clock pessimism             -0.180     2.140    
    SLICE_X63Y73         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.202    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_did_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_16sum_903_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.900ns (routing 0.778ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.861ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.900     2.113    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X80Y103        FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_16sum_903_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.172 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_16sum_903_reg[20]/Q
                         net (fo=1, routed)           0.106     2.278    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_16sum_903[20]
    SLICE_X81Y103        FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.150     2.393    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X81Y103        FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[20]/C
                         clock pessimism             -0.187     2.206    
    SLICE_X81Y103        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.268    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.058ns (28.293%)  route 0.147ns (71.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.889ns (routing 0.778ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.861ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.889     2.102    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X82Y92         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.160 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][3]/Q
                         net (fo=4, routed)           0.147     2.307    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/DIA0
    SLICE_X83Y97         RAMD32                                       r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.166     2.409    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/WCLK
    SLICE_X83Y97         RAMD32                                       r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/RAMA/CLK
                         clock pessimism             -0.188     2.221    
    SLICE_X83Y97         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.296    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_98_111/RAMA
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.887ns (routing 0.778ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.861ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.887     2.100    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/user_clk
    SLICE_X78Y87         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.161 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[23]/Q
                         net (fo=1, routed)           0.102     2.263    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn0[20]
    SLICE_X80Y86         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.135     2.378    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X80Y86         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1_reg[20]/C
                         clock pessimism             -0.188     2.190    
    SLICE_X80Y86         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.252    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_len_nn1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.833ns (routing 0.778ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.861ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.833     2.046    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X73Y82         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.106 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/Q
                         net (fo=1, routed)           0.109     2.215    infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/mi_c2h_pcie_dsc_cpld\\.wdat[28]
    RAMB36_X5Y16         RAMB36E2                                     r  infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.172     2.415    infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/user_clk
    RAMB36_X5Y16         RAMB36E2                                     r  infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.183     2.232    
    RAMB36_X5Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.028     2.204    infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_btlen_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_500_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.059ns (27.189%)  route 0.158ns (72.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.925ns (routing 0.778ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.861ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.925     2.138    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X87Y59         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_btlen_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.197 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_btlen_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.355    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_btlen_ff[1]
    SLICE_X87Y60         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_500_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.176     2.419    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X87Y60         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_500_reg[63]/C
                         clock pessimism             -0.135     2.284    
    SLICE_X87Y60         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.344    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_500_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.080ns (48.781%)  route 0.084ns (51.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.924ns (routing 0.778ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.861ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.924     2.137    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X89Y48         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.195 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[60]/Q
                         net (fo=1, routed)           0.062     2.257    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_dwa_dat_503[60]
    SLICE_X88Y47         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.279 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504[60]_i_1__0/O
                         net (fo=1, routed)           0.022     2.301    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504[60]_i_1__0_n_0
    SLICE_X88Y47         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.178     2.421    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X88Y47         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[60]/C
                         clock pessimism             -0.191     2.230    
    SLICE_X88Y47         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.290    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE40E4/MCAPCLK    n/a            8.000         8.000       0.000      PCIE40E4_X1Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y12   infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y5    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y5    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y6    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y6    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y16   infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y15   infra/dma/xdma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y9    infra/dma/xdma/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y9    infra/dma/xdma/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME4_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCM_X0Y4      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1   n/a            2.400         4.000       1.600      MMCM_X0Y4      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1   n/a            2.400         4.000       1.600      MMCM_X0Y4      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y43   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y17   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg_bram_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y54   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y54   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y55   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y33   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_26/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y33   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_26/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y34   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_27/CLKARDCLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1   n/a            2.400         4.000       1.600      MMCM_X0Y4      infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1   n/a            2.400         4.000       1.600      MMCM_X0Y4      infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y52   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_21/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y55   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y32   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_25/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y33   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_26/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y34   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y42   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y37   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_30/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y38   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_31/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_pseudo_i
  To Clock:  clk_40_pseudo_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_pseudo_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { infra/clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         25.000      23.710     BUFGCE_X0Y104  infra/clocks/bufgaux/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         25.000      23.929     MMCM_X0Y4      infra/clocks/mmcm/CLKOUT2
Min Period        n/a     MMCME4_ADV/CLKIN2   n/a            1.071         25.000      23.929     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2
Max Period        n/a     MMCME4_ADV/CLKIN2   n/a            100.000       25.000      75.000     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2
Low Pulse Width   Fast    MMCME4_ADV/CLKIN2   n/a            0.450         12.500      12.050     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2
Low Pulse Width   Slow    MMCME4_ADV/CLKIN2   n/a            0.450         12.500      12.050     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2
High Pulse Width  Slow    MMCME4_ADV/CLKIN2   n/a            0.450         12.500      12.050     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2
High Pulse Width  Fast    MMCME4_ADV/CLKIN2   n/a            0.450         12.500      12.050     MMCM_X0Y3      ttc/clocks/mmcm/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  clk160s_u_1
  To Clock:  clk160s_u_1

Setup :            0  Failing Endpoints,  Worst Slack        4.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.743ns (37.431%)  route 1.242ns (62.569%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 12.210 - 6.250 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     5.032    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.111 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     5.484    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.632 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     5.723    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.813 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     6.053    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.210 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     6.412    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.502 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     6.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     6.694 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_2/O
                         net (fo=1, routed)           0.182     6.876    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_2_n_0
    SLICE_X73Y232        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.966 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_1/O
                         net (fo=1, routed)           0.051     7.017    ttc/ttccmd/decode/rx_dec_core/serialb_com0/double_bit_error_i
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.056    12.210    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/C
                         clock pessimism             -0.995    11.215    
                         clock uncertainty           -0.067    11.148    
    SLICE_X73Y232        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.173    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.753ns (38.243%)  route 1.216ns (61.757%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 12.208 - 6.250 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     5.032    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.111 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     5.484    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.632 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     5.723    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.813 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     6.053    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.210 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     6.412    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.502 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     6.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.695 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3/O
                         net (fo=2, routed)           0.158     6.853    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3_n_0
    SLICE_X73Y232        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.952 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[0]_i_1/O
                         net (fo=1, routed)           0.049     7.001    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[0]_i_1_n_0
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    12.208    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
                         clock pessimism             -0.995    11.213    
                         clock uncertainty           -0.067    11.146    
    SLICE_X73Y232        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.171    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.764ns (39.280%)  route 1.181ns (60.720%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 12.208 - 6.250 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     5.032    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.111 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     5.484    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.632 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     5.723    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.813 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     6.053    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.210 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     6.412    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.502 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     6.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.695 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3/O
                         net (fo=2, routed)           0.156     6.851    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3_n_0
    SLICE_X73Y232        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     6.961 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_1/O
                         net (fo=1, routed)           0.016     6.977    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_1_n_0
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    12.208    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/C
                         clock pessimism             -0.995    11.213    
                         clock uncertainty           -0.067    11.146    
    SLICE_X73Y232        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    11.171    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.725ns (38.400%)  route 1.163ns (61.600%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 12.210 - 6.250 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     5.032    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.111 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.376     5.487    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X72Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     5.634 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9/O
                         net (fo=10, routed)          0.141     5.775    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9_n_0
    SLICE_X72Y233        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.871 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_5/O
                         net (fo=2, routed)           0.122     5.993    ttc/ttccmd/decode/rx_dec_core/serialb_com0/neqOp16_in
    SLICE_X72Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.116 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_6/O
                         net (fo=11, routed)          0.179     6.295    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state118_out
    SLICE_X70Y234        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.417 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_4/O
                         net (fo=1, routed)           0.330     6.747    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_4_n_0
    SLICE_X73Y232        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     6.905 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_3/O
                         net (fo=1, routed)           0.015     6.920    ttc/ttccmd/decode/rx_dec_core/serialb_com0/single_bit_error_i
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.056    12.210    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/C
                         clock pessimism             -0.995    11.215    
                         clock uncertainty           -0.067    11.148    
    SLICE_X73Y232        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.173    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 ttc/ttccmd/ttc_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.294ns (16.471%)  route 1.491ns (83.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 12.213 - 6.250 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    -1.048ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.171ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.244     5.084    ttc/ttccmd/sclk
    BITSLICE_RX_TX_X0Y110
                         FDRE                                         r  ttc/ttccmd/ttc_in_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y110
                         FDRE (Prop_IN_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.294     5.378 r  ttc/ttccmd/ttc_in_reg/Q
                         net (fo=1, routed)           1.491     6.869    ttc/ttccmd/decode/rx_ab/cdrdata_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.059    12.213    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
                         clock pessimism             -1.048    11.165    
                         clock uncertainty           -0.067    11.098    
    SLICE_X71Y227        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.123    ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.663ns (36.091%)  route 1.174ns (63.909%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.212     5.052    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDSE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     5.129 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/Q
                         net (fo=4, routed)           0.394     5.523    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[0]
    SLICE_X72Y236        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     5.656 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30/O
                         net (fo=1, routed)           0.249     5.905    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30_n_0
    SLICE_X72Y236        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.955 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16/O
                         net (fo=1, routed)           0.090     6.045    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.145 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.150     6.295    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X72Y237        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.384 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_4/O
                         net (fo=1, routed)           0.153     6.537    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_4_n_0
    SLICE_X72Y233        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     6.661 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_2/O
                         net (fo=1, routed)           0.089     6.750    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[7]
    SLICE_X73Y233        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.840 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_1/O
                         net (fo=1, routed)           0.049     6.889    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_1_n_0
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X73Y233        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.167    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.535ns (29.444%)  route 1.282ns (70.556%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 12.199 - 6.250 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.171ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.205     5.045    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.125 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/Q
                         net (fo=12, routed)          0.274     5.399    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[7]
    SLICE_X70Y234        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.496 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24/O
                         net (fo=1, routed)           0.263     5.759    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24_n_0
    SLICE_X73Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.858 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15/O
                         net (fo=9, routed)           0.203     6.061    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     6.098 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.261     6.359    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X70Y233        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.456 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_4/O
                         net (fo=1, routed)           0.145     6.601    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_4_n_0
    SLICE_X72Y232        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.690 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_2/O
                         net (fo=1, routed)           0.087     6.777    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[11]
    SLICE_X72Y232        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     6.813 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_1/O
                         net (fo=1, routed)           0.049     6.862    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.045    12.199    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/C
                         clock pessimism             -0.995    11.204    
                         clock uncertainty           -0.067    11.137    
    SLICE_X72Y232        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.162    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.595ns (32.891%)  route 1.214ns (67.109%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 12.199 - 6.250 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.171ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.205     5.045    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.125 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/Q
                         net (fo=12, routed)          0.274     5.399    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[7]
    SLICE_X70Y234        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.496 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24/O
                         net (fo=1, routed)           0.263     5.759    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24_n_0
    SLICE_X73Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.858 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15/O
                         net (fo=9, routed)           0.203     6.061    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     6.098 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.158     6.256    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X70Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     6.355 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_4/O
                         net (fo=1, routed)           0.057     6.412    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_4_n_0
    SLICE_X70Y234        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     6.560 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_2/O
                         net (fo=1, routed)           0.209     6.769    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[9]
    SLICE_X72Y232        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.804 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_1/O
                         net (fo=1, routed)           0.050     6.854    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.045    12.199    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
                         clock pessimism             -0.995    11.204    
                         clock uncertainty           -0.067    11.137    
    SLICE_X72Y232        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.162    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.479ns (28.210%)  route 1.219ns (71.790%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 12.209 - 6.250 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.155ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.212     5.052    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDSE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     5.129 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/Q
                         net (fo=4, routed)           0.394     5.523    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[0]
    SLICE_X72Y236        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     5.656 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30/O
                         net (fo=1, routed)           0.249     5.905    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30_n_0
    SLICE_X72Y236        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.955 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16/O
                         net (fo=1, routed)           0.090     6.045    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.145 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.147     6.292    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X72Y237        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.341 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_4/O
                         net (fo=1, routed)           0.197     6.538    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_4_n_0
    SLICE_X72Y234        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.573 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_2/O
                         net (fo=1, routed)           0.092     6.665    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[8]
    SLICE_X74Y234        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.700 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_1/O
                         net (fo=1, routed)           0.050     6.750    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_1_n_0
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.055    12.209    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/C
                         clock pessimism             -0.995    11.214    
                         clock uncertainty           -0.067    11.147    
    SLICE_X74Y234        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.172    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.172    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.630ns (36.885%)  route 1.078ns (63.115%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     5.032    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.111 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.376     5.487    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X72Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     5.634 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9/O
                         net (fo=10, routed)          0.141     5.775    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9_n_0
    SLICE_X72Y233        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.871 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_5/O
                         net (fo=2, routed)           0.122     5.993    ttc/ttccmd/decode/rx_dec_core/serialb_com0/neqOp16_in
    SLICE_X72Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.116 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_6/O
                         net (fo=11, routed)          0.207     6.323    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state118_out
    SLICE_X71Y233        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.360 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_4/O
                         net (fo=1, routed)           0.045     6.405    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_4_n_0
    SLICE_X71Y233        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.503 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_3/O
                         net (fo=1, routed)           0.138     6.641    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[12]
    SLICE_X73Y233        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.691 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_2/O
                         net (fo=1, routed)           0.049     6.740    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_2_n_0
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X73Y233        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.167    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.678     3.423    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.462 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/Q
                         net (fo=5, routed)           0.027     3.489    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[23]
    SLICE_X69Y234        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     3.510 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[24]_i_1/O
                         net (fo=1, routed)           0.007     3.517    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[24]
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.770     2.743    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/C
                         clock pessimism              0.686     3.429    
    SLICE_X69Y234        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.476    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.683     3.428    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.467 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/Q
                         net (fo=3, routed)           0.030     3.497    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[16]
    SLICE_X73Y235        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     3.518 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[17]_i_1/O
                         net (fo=1, routed)           0.007     3.525    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[17]
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.775     2.748    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/C
                         clock pessimism              0.686     3.434    
    SLICE_X73Y235        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.481    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.678     3.423    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y235        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.462 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/Q
                         net (fo=5, routed)           0.030     3.492    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[33]
    SLICE_X70Y235        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     3.513 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[34]_i_1/O
                         net (fo=1, routed)           0.007     3.520    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[34]
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.770     2.743    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/C
                         clock pessimism              0.686     3.429    
    SLICE_X70Y235        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.476    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.689     3.434    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y234        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.473 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/Q
                         net (fo=5, routed)           0.032     3.505    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[37]
    SLICE_X74Y234        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     3.525 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[38]_i_1/O
                         net (fo=1, routed)           0.006     3.531    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[38]
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.783     2.756    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/C
                         clock pessimism              0.684     3.440    
    SLICE_X74Y234        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.487    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.677     3.422    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y232        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.461 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/Q
                         net (fo=1, routed)           0.072     3.533    ttc/ttccmd/decode/rx_dec_core/chB_data[9]
    SLICE_X74Y232        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     3.555 r  ttc/ttccmd/decode/rx_dec_core/brc_d4[2]_i_1/O
                         net (fo=1, routed)           0.016     3.571    ttc/ttccmd/decode/rx_dec_core/brc_d4[2]_i_1_n_0
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     2.751    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                         clock pessimism              0.728     3.479    
    SLICE_X74Y232        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.525    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
                            (rising edge-triggered cell FDPE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/D
                            (rising edge-triggered cell FDPE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     3.432    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y228        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.471 r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/Q
                         net (fo=5, routed)           0.029     3.500    ttc/ttccmd/decode/rx_ab/a_channel_time_domain
    SLICE_X72Y228        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     3.514 r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_i_1/O
                         net (fo=1, routed)           0.016     3.530    ttc/ttccmd/decode/rx_ab/a_channel_time_domain_i_1_n_0
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     2.754    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
                         clock pessimism              0.684     3.438    
    SLICE_X72Y228        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.484    ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     3.432    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.471 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.028     3.499    ttc/ttccmd/decode/rx_ab/ttc_frame_reset
    SLICE_X72Y227        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.513 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt[4]_i_2/O
                         net (fo=1, routed)           0.017     3.530    ttc/ttccmd/decode/rx_ab/div_rst_cnt[4]_i_2_n_0
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     2.754    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                         clock pessimism              0.684     3.438    
    SLICE_X72Y227        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.484    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.062ns (45.926%)  route 0.073ns (54.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     3.430    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.469 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/Q
                         net (fo=16, routed)          0.058     3.527    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state[0]
    SLICE_X72Y232        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     3.550 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[10]_i_1/O
                         net (fo=1, routed)           0.015     3.565    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[10]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.769     2.742    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/C
                         clock pessimism              0.728     3.470    
    SLICE_X72Y232        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.516    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.072ns (49.315%)  route 0.074ns (50.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     3.430    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.469 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/Q
                         net (fo=57, routed)          0.068     3.537    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state[1]
    SLICE_X71Y233        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.033     3.570 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[13]_i_1/O
                         net (fo=1, routed)           0.006     3.576    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[13]
    SLICE_X71Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.777     2.750    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/C
                         clock pessimism              0.728     3.478    
    SLICE_X71Y233        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.525    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.059ns (51.304%)  route 0.056ns (48.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.466 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/Q
                         net (fo=1, routed)           0.050     3.516    ttc/ttccmd/decode/rx_dec_core/chB_data[12]
    SLICE_X73Y231        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     3.536 r  ttc/ttccmd/decode/rx_dec_core/brc_t2[1]_i_1/O
                         net (fo=1, routed)           0.006     3.542    ttc/ttccmd/decode/rx_dec_core/brc_t2[1]_i_1_n_0
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.774     2.747    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                         clock pessimism              0.697     3.444    
    SLICE_X73Y231        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.491    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk160s_u_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { ttc/clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C              n/a            3.195         6.250       3.055      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Min Period        n/a     BUFGCE/I            n/a            1.290         6.250       4.960      BUFGCE_X0Y76           ttc/clocks/bufr_160s/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         6.250       5.179      MMCM_X0Y3              ttc/clocks/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.550         6.250       5.700      SLICE_X71Y227          ttc/ttccmd/decode/rx_ab/Bchannel_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         6.250       5.700      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X68Y229          ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y227          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X71Y228          ttc/ttccmd/decode/rx_ab/div8_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/strng_length_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/strng_length_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y228          ttc/ttccmd/decode/rx_ab/timer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y229          ttc/ttccmd/decode/rx_ab/timer_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_pseudo
  To Clock:  clk_40_pseudo

Setup :            0  Failing Endpoints,  Worst Slack       22.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 30.584 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     6.745    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    30.584    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][28]/C
                         clock pessimism             -1.047    29.537    
                         clock uncertainty           -0.079    29.458    
    SLICE_X56Y226        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    29.398    ttc/cmdctrs/ctr_array_reg[1][28]
  -------------------------------------------------------------------
                         required time                         29.398    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 30.584 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     6.745    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    30.584    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][29]/C
                         clock pessimism             -1.047    29.537    
                         clock uncertainty           -0.079    29.458    
    SLICE_X56Y226        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    29.398    ttc/cmdctrs/ctr_array_reg[1][29]
  -------------------------------------------------------------------
                         required time                         29.398    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 30.584 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     6.745    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    30.584    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][30]/C
                         clock pessimism             -1.047    29.537    
                         clock uncertainty           -0.079    29.458    
    SLICE_X56Y226        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    29.398    ttc/cmdctrs/ctr_array_reg[1][30]
  -------------------------------------------------------------------
                         required time                         29.398    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 30.584 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     6.745    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    30.584    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][31]/C
                         clock pessimism             -1.047    29.537    
                         clock uncertainty           -0.079    29.458    
    SLICE_X56Y226        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    29.398    ttc/cmdctrs/ctr_array_reg[1][31]
  -------------------------------------------------------------------
                         required time                         29.398    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 30.582 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     6.613    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    30.582    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][24]/C
                         clock pessimism             -1.047    29.535    
                         clock uncertainty           -0.079    29.456    
    SLICE_X56Y226        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    29.396    ttc/cmdctrs/ctr_array_reg[1][24]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 30.582 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     6.613    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    30.582    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][25]/C
                         clock pessimism             -1.047    29.535    
                         clock uncertainty           -0.079    29.456    
    SLICE_X56Y226        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    29.396    ttc/cmdctrs/ctr_array_reg[1][25]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 30.582 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     6.613    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    30.582    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][26]/C
                         clock pessimism             -1.047    29.535    
                         clock uncertainty           -0.079    29.456    
    SLICE_X56Y226        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    29.396    ttc/cmdctrs/ctr_array_reg[1][26]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 30.582 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     6.613    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    30.582    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][27]/C
                         clock pessimism             -1.047    29.535    
                         clock uncertainty           -0.079    29.456    
    SLICE_X56Y226        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    29.396    ttc/cmdctrs/ctr_array_reg[1][27]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/ttc_cmd_dist_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.474ns (22.832%)  route 1.602ns (77.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.797ns (routing 0.001ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.797     4.640    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X74Y217        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y217        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.721 f  ttc/reg/w_gen[0].wsync/s_q_reg[3]/Q
                         net (fo=4, routed)           0.372     5.093    ttc/ttcctr/en_int_bc0
    SLICE_X77Y214        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.191 f  ttc/ttcctr/bc0_fr_INST_0_i_2/O
                         net (fo=1, routed)           0.059     5.250    ttc/ttcctr/bc0_fr_INST_0_i_2_n_0
    SLICE_X77Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     5.398 f  ttc/ttcctr/bc0_fr_INST_0/O
                         net (fo=9, routed)           0.516     5.914    ttc/bc0_fr
    SLICE_X75Y222        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     6.061 r  ttc/ttc_cmd_dist[7]_i_1/O
                         net (fo=2, routed)           0.655     6.716    ttc/cmd[7]
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.694    30.601    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
                         clock pessimism             -1.047    29.554    
                         clock uncertainty           -0.079    29.475    
    SLICE_X76Y193        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    29.500    ttc/ttc_cmd_dist_reg[7]
  -------------------------------------------------------------------
                         required time                         29.500    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.795ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_pseudo rise@25.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.383ns (19.501%)  route 1.581ns (80.499%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 30.582 - 25.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     4.637    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.714 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     5.279    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.345 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     5.558    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.648 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     6.021    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.171 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.430     6.601    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y223        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    30.582    ttc/cmdctrs/ttc_clk
    SLICE_X56Y223        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][4]/C
                         clock pessimism             -1.047    29.535    
                         clock uncertainty           -0.079    29.456    
    SLICE_X56Y223        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    29.396    ttc/cmdctrs/ctr_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 22.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.698     5.605    ttc/l1agen/tclk
    SLICE_X72Y220        FDRE                                         r  ttc/l1agen/tcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y220        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.664 r  ttc/l1agen/tcnt_reg[22]/Q
                         net (fo=2, routed)           0.104     5.768    ttc/l1agen/reg/rsync/s_d[22]
    SLICE_X70Y219        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.804     4.647    ttc/l1agen/reg/rsync/s_clk
    SLICE_X70Y219        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[22]/C
                         clock pessimism              1.047     5.694    
    SLICE_X70Y219        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.756    ttc/l1agen/reg/rsync/m_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/r_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.058ns (25.108%)  route 0.173ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.677ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.678ns (routing 0.001ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.678     5.585    ttc/l1agen/rng/rng/clk
    SLICE_X68Y218        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.643 r  ttc/l1agen/rng/rng/r_out_reg[10]/Q
                         net (fo=3, routed)           0.173     5.816    ttc/l1agen/rng/rng/fifo_9/din
    SLICE_X71Y217        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.834     4.677    ttc/l1agen/rng/rng/fifo_9/clk
    SLICE_X71Y217        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/CLK
                         clock pessimism              1.047     5.724    
    SLICE_X71Y217        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     5.803    ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.816    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/r_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.778%)  route 0.167ns (74.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.692ns (routing 0.001ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.001ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.692     5.599    ttc/l1agen/rng/rng/clk
    SLICE_X69Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.657 r  ttc/l1agen/rng/rng/r_out_reg[20]/Q
                         net (fo=3, routed)           0.167     5.824    ttc/l1agen/rng/rng/fifo_19/din
    SLICE_X71Y221        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.861     4.704    ttc/l1agen/rng/rng/fifo_19/clk
    SLICE_X71Y221        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/CLK
                         clock pessimism              1.047     5.751    
    SLICE_X71Y221        SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.052     5.803    ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/r_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.613%)  route 0.090ns (48.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.690ns (routing 0.001ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.001ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.690     5.597    ttc/l1agen/rng/rng/fifo_25/clk
    SLICE_X71Y217        FDRE                                         r  ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     5.657 r  ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/Q
                         net (fo=5, routed)           0.066     5.723    ttc/l1agen/rng/rng/fifo_out_25
    SLICE_X70Y217        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.759 r  ttc/l1agen/rng/rng/r_out[30]_i_1/O
                         net (fo=1, routed)           0.024     5.783    ttc/l1agen/rng/rng/p_30_out[30]
    SLICE_X70Y217        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.806     4.649    ttc/l1agen/rng/rng/clk
    SLICE_X70Y217        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[30]/C
                         clock pessimism              1.047     5.696    
    SLICE_X70Y217        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.756    ttc/l1agen/rng/rng/r_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/r_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.703ns (routing 0.001ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.001ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.703     5.610    ttc/l1agen/rng/rng/fifo_24/clk
    SLICE_X71Y221        FDRE                                         r  ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y221        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     5.670 r  ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/Q
                         net (fo=5, routed)           0.070     5.740    ttc/l1agen/rng/rng/fifo_out_24
    SLICE_X70Y221        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     5.762 r  ttc/l1agen/rng/rng/r_out[12]_i_1/O
                         net (fo=1, routed)           0.022     5.784    ttc/l1agen/rng/rng/p_30_out[12]
    SLICE_X70Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.806     4.649    ttc/l1agen/rng/rng/clk
    SLICE_X70Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[12]/C
                         clock pessimism              1.047     5.696    
    SLICE_X70Y221        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.756    ttc/l1agen/rng/rng/r_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.699ns (routing 0.001ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.699     5.606    ttc/l1agen/tclk
    SLICE_X72Y221        FDRE                                         r  ttc/l1agen/tcnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.664 r  ttc/l1agen/tcnt_reg[31]/Q
                         net (fo=2, routed)           0.112     5.776    ttc/l1agen/reg/rsync/s_d[31]
    SLICE_X70Y222        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.796     4.639    ttc/l1agen/reg/rsync/s_clk
    SLICE_X70Y222        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[31]/C
                         clock pessimism              1.047     5.686    
    SLICE_X70Y222        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.746    ttc/l1agen/reg/rsync/m_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.682ns (routing 0.001ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.682     5.589    ttc/l1agen/tclk
    SLICE_X72Y218        FDRE                                         r  ttc/l1agen/tcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y218        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.647 r  ttc/l1agen/tcnt_reg[5]/Q
                         net (fo=2, routed)           0.137     5.784    ttc/l1agen/reg/rsync/s_d[5]
    SLICE_X73Y218        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.804     4.647    ttc/l1agen/reg/rsync/s_clk
    SLICE_X73Y218        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[5]/C
                         clock pessimism              1.047     5.694    
    SLICE_X73Y218        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.754    ttc/l1agen/reg/rsync/m_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/hist/state_buf/d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/hist/state_buf/buf/ram_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.730ns
  Clock Net Delay (Source):      0.442ns (routing 0.000ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.149     2.730    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.747 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.442     3.189    ttc/hist/state_buf/ttc_clk
    SLICE_X75Y214        FDRE                                         r  ttc/hist/state_buf/d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y214        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     3.228 r  ttc/hist/state_buf/d_reg[15]/Q
                         net (fo=1, routed)           0.072     3.300    ttc/hist/state_buf/buf/d[15]
    RAMB36_X5Y42         RAMB36E2                                     r  ttc/hist/state_buf/buf/ram_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.569     2.545    ttc/hist/state_buf/buf/wclk
    RAMB36_X5Y42         RAMB36E2                                     r  ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
                         clock pessimism              0.730     3.275    
    RAMB36_X5Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                     -0.005     3.270    ttc/hist/state_buf/buf/ram_reg
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ttc/ttccmd/sinerr_ctr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/reg/rsync/m_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.905%)  route 0.159ns (63.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.703ns
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -1.044ns
  Clock Net Delay (Source):      0.680ns (routing 0.001ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.001ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.680     5.587    ttc/ttccmd/clk
    SLICE_X75Y217        FDRE                                         r  ttc/ttccmd/sinerr_ctr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y217        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.645 r  ttc/ttccmd/sinerr_ctr_i_reg[9]/Q
                         net (fo=3, routed)           0.124     5.769    ttc/reg/d[3][9]
    SLICE_X77Y217        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     5.804 r  ttc/reg/rsync_i_24/O
                         net (fo=1, routed)           0.035     5.839    ttc/reg/rsync/s_d[9]
    SLICE_X77Y217        FDRE                                         r  ttc/reg/rsync/m_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.860     4.703    ttc/reg/rsync/s_clk
    SLICE_X77Y217        FDRE                                         r  ttc/reg/rsync/m_q_reg[9]/C
                         clock pessimism              1.044     5.747    
    SLICE_X77Y217        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.807    ttc/reg/rsync/m_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.807    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/reg/rsync/m_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -1.047ns
  Clock Net Delay (Source):      0.673ns (routing 0.001ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.673     5.580    ttc/cmdctrs/reg/w_gen[0].wsync/s_clk
    SLICE_X63Y219        FDRE                                         r  ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.639 f  ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/Q
                         net (fo=97, routed)          0.085     5.724    ttc/cmdctrs/ctrl[0][1]
    SLICE_X62Y220        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     5.746 r  ttc/cmdctrs/reg_i_25/O
                         net (fo=1, routed)           0.024     5.770    ttc/cmdctrs/reg/rsync/s_d[7]
    SLICE_X62Y220        FDRE                                         r  ttc/cmdctrs/reg/rsync/m_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.788     4.631    ttc/cmdctrs/reg/rsync/s_clk
    SLICE_X62Y220        FDRE                                         r  ttc/cmdctrs/reg/rsync/m_q_reg[7]/C
                         clock pessimism              1.047     5.678    
    SLICE_X62Y220        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.738    ttc/cmdctrs/reg/rsync/m_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.738    
                         arrival time                           5.770    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_pseudo
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ttc/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.000         25.000      23.000     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         25.000      23.710     BUFGCE_X0Y75   ttc/clocks/bufg_40/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         25.000      23.929     MMCM_X0Y3      ttc/clocks/mmcm/CLKOUT1
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[1].del/del_array_reg[21][0]_srl21/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[32][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[64][0]_srl32/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[74][0]_srl10/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[128][0]_srl32/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         25.000      23.936     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[139][0]_srl11/CLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[128][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[139][0]_srl11/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[32][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[64][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[96][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y220  ttc/l1agen/rng/rng/fifo_0/bits_reg[31]_srl31/CLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y224  ttc/l1agen/rgen[1].del/del_array_reg[21][0]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[32][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[64][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         12.500      11.968     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[74][0]_srl10/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[128][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         12.500      11.968     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[139][0]_srl11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_payload_pseudo
  To Clock:  clk_payload_pseudo

Setup :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.426ns (16.972%)  route 2.084ns (83.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 11.671 - 4.167 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    -0.853ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.826ns (routing 0.988ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.593ns (routing 0.898ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.826     6.674    datapath/rgen[6].region/bunch/clk
    SLICE_X87Y459        FDRE                                         r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y459        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.754 r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/Q
                         net (fo=40, routed)          0.803     7.557    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[0]
    SLICE_X94Y449        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.680 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7/O
                         net (fo=1, routed)           0.665     8.345    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7_n_0
    SLICE_X89Y449        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     8.470 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_2/O
                         net (fo=2, routed)           0.567     9.037    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/last_play_cycle
    SLICE_X94Y445        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     9.135 r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_1/O
                         net (fo=1, routed)           0.049     9.184    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_1_n_0
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.593    11.671    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/C
                         clock pessimism             -0.853    10.818    
                         clock uncertainty           -0.064    10.754    
    SLICE_X94Y445        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.779    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.426ns (16.972%)  route 2.084ns (83.028%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 11.671 - 4.167 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    -0.853ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.826ns (routing 0.988ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.593ns (routing 0.898ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.826     6.674    datapath/rgen[6].region/bunch/clk
    SLICE_X87Y459        FDRE                                         r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y459        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.754 r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/Q
                         net (fo=40, routed)          0.803     7.557    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[0]
    SLICE_X94Y449        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.680 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7/O
                         net (fo=1, routed)           0.665     8.345    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7_n_0
    SLICE_X89Y449        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     8.470 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_2/O
                         net (fo=2, routed)           0.568     9.038    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/last_play_cycle
    SLICE_X94Y445        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     9.136 r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_i_1/O
                         net (fo=1, routed)           0.048     9.184    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_i_1_n_0
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.593    11.671    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/C
                         clock pessimism             -0.853    10.818    
                         clock uncertainty           -0.064    10.754    
    SLICE_X94Y445        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.779    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns = ( 11.398 - 4.167 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     6.514    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.594 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     7.576    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.711 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     7.965    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.055 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     8.219    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.254 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     8.715    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    11.398    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/C
                         clock pessimism             -0.873    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X18Y270        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    10.387    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.290ns (12.664%)  route 2.000ns (87.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.285ns = ( 11.452 - 4.167 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.988ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.898ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.626     6.474    datapath/rgen[14].region/rst_delay/clk
    SLICE_X18Y399        FDRE                                         r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y399        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.551 r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/Q
                         net (fo=58, routed)          1.437     7.988    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/rst_p
    SLICE_X19Y408        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     8.112 f  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4/O
                         net (fo=1, routed)           0.133     8.245    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4_n_0
    SLICE_X19Y409        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     8.334 r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.430     8.764    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr0
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.374    11.452    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/clk_p
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/C
                         clock pessimism             -0.873    10.579    
                         clock uncertainty           -0.064    10.515    
    SLICE_X17Y410        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    10.441    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.290ns (12.664%)  route 2.000ns (87.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.285ns = ( 11.452 - 4.167 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    -0.873ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.988ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.898ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.626     6.474    datapath/rgen[14].region/rst_delay/clk
    SLICE_X18Y399        FDRE                                         r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y399        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.551 r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/Q
                         net (fo=58, routed)          1.437     7.988    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/rst_p
    SLICE_X19Y408        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     8.112 f  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4/O
                         net (fo=1, routed)           0.133     8.245    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4_n_0
    SLICE_X19Y409        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     8.334 r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.430     8.764    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr0
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.374    11.452    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/clk_p
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/C
                         clock pessimism             -0.873    10.579    
                         clock uncertainty           -0.064    10.515    
    SLICE_X17Y410        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    10.441    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[5][2][data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[17].region/d_r_reg[2][data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.559ns
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    -0.815ns
  Clock Net Delay (Source):      2.408ns (routing 0.898ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.711ns (routing 0.988ns, distribution 1.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.408     7.319    payload/clk_p
    SLICE_X7Y218         FDRE                                         r  payload/gen[17].dr_reg[5][2][data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     7.377 r  payload/gen[17].dr_reg[5][2][data][11]/Q
                         net (fo=1, routed)           0.069     7.446    datapath/rgen[17].region/d[2][data][11]
    SLICE_X7Y217         FDRE                                         r  datapath/rgen[17].region/d_r_reg[2][data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.711     6.559    datapath/rgen[17].region/clk_p
    SLICE_X7Y217         FDRE                                         r  datapath/rgen[17].region/d_r_reg[2][data][11]/C
                         clock pessimism              0.815     7.374    
    SLICE_X7Y217         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     7.436    datapath/rgen[17].region/d_r_reg[2][data][11]
  -------------------------------------------------------------------
                         required time                         -7.436    
                         arrival time                           7.446    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[11].dr_reg[5][3][data][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[11].region/d_r_reg[3][data][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.620ns
    Source Clock Delay      (SCD):    7.379ns
    Clock Pessimism Removal (CPR):    -0.860ns
  Clock Net Delay (Source):      2.468ns (routing 0.898ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.772ns (routing 0.988ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.468     7.379    payload/clk_p
    SLICE_X11Y589        FDRE                                         r  payload/gen[11].dr_reg[5][3][data][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y589        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     7.437 r  payload/gen[11].dr_reg[5][3][data][46]/Q
                         net (fo=1, routed)           0.113     7.550    datapath/rgen[11].region/d[3][data][46]
    SLICE_X10Y588        FDRE                                         r  datapath/rgen[11].region/d_r_reg[3][data][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.772     6.620    datapath/rgen[11].region/clk_p
    SLICE_X10Y588        FDRE                                         r  datapath/rgen[11].region/d_r_reg[3][data][46]/C
                         clock pessimism              0.860     7.480    
    SLICE_X10Y588        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     7.540    datapath/rgen[11].region/d_r_reg[3][data][46]
  -------------------------------------------------------------------
                         required time                         -7.540    
                         arrival time                           7.550    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[1][1][data][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[17].dr_reg[2][1][data][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.532ns
    Source Clock Delay      (SCD):    7.293ns
    Clock Pessimism Removal (CPR):    -0.870ns
  Clock Net Delay (Source):      2.382ns (routing 0.898ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.684ns (routing 0.988ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.382     7.293    payload/clk_p
    SLICE_X12Y227        FDRE                                         r  payload/gen[17].dr_reg[1][1][data][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     7.351 r  payload/gen[17].dr_reg[1][1][data][54]/Q
                         net (fo=1, routed)           0.121     7.472    payload/gen[17].dr_reg[1][1][data][54]
    SLICE_X13Y228        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.684     6.532    payload/clk_p
    SLICE_X13Y228        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][54]/C
                         clock pessimism              0.870     7.402    
    SLICE_X13Y228        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     7.462    payload/gen[17].dr_reg[2][1][data][54]
  -------------------------------------------------------------------
                         required time                         -7.462    
                         arrival time                           7.472    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[1][1][data][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[17].dr_reg[2][1][data][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.528ns
    Source Clock Delay      (SCD):    7.291ns
    Clock Pessimism Removal (CPR):    -0.870ns
  Clock Net Delay (Source):      2.380ns (routing 0.898ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.680ns (routing 0.988ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.380     7.291    payload/clk_p
    SLICE_X12Y227        FDRE                                         r  payload/gen[17].dr_reg[1][1][data][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     7.349 r  payload/gen[17].dr_reg[1][1][data][49]/Q
                         net (fo=1, routed)           0.119     7.468    payload/gen[17].dr_reg[1][1][data][49]
    SLICE_X14Y226        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.680     6.528    payload/clk_p
    SLICE_X14Y226        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][49]/C
                         clock pessimism              0.870     7.398    
    SLICE_X14Y226        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     7.458    payload/gen[17].dr_reg[2][1][data][49]
  -------------------------------------------------------------------
                         required time                         -7.458    
                         arrival time                           7.468    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[13].dr_reg[1][3][data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[13].dr_reg[2][3][data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.546ns
    Source Clock Delay      (SCD):    7.308ns
    Clock Pessimism Removal (CPR):    -0.869ns
  Clock Net Delay (Source):      2.397ns (routing 0.898ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.698ns (routing 0.988ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.397     7.308    payload/clk_p
    SLICE_X12Y456        FDRE                                         r  payload/gen[13].dr_reg[1][3][data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y456        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     7.366 r  payload/gen[13].dr_reg[1][3][data][30]/Q
                         net (fo=1, routed)           0.119     7.485    payload/gen[13].dr_reg[1][3][data][30]
    SLICE_X14Y458        FDRE                                         r  payload/gen[13].dr_reg[2][3][data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.698     6.546    payload/clk_p
    SLICE_X14Y458        FDRE                                         r  payload/gen[13].dr_reg[2][3][data][30]/C
                         clock pessimism              0.869     7.415    
    SLICE_X14Y458        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     7.475    payload/gen[13].dr_reg[2][3][data][30]
  -------------------------------------------------------------------
                         required time                         -7.475    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[6].dr_reg[1][1][data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[6].dr_reg[2][1][data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.709ns
    Source Clock Delay      (SCD):    7.465ns
    Clock Pessimism Removal (CPR):    -0.853ns
  Clock Net Delay (Source):      2.554ns (routing 0.898ns, distribution 1.656ns)
  Clock Net Delay (Destination): 2.861ns (routing 0.988ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.554     7.465    payload/clk_p
    SLICE_X92Y449        FDRE                                         r  payload/gen[6].dr_reg[1][1][data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y449        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     7.524 r  payload/gen[6].dr_reg[1][1][data][2]/Q
                         net (fo=1, routed)           0.108     7.632    payload/gen[6].dr_reg[1][1][data][2]
    SLICE_X91Y448        FDRE                                         r  payload/gen[6].dr_reg[2][1][data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.861     6.709    payload/clk_p
    SLICE_X91Y448        FDRE                                         r  payload/gen[6].dr_reg[2][1][data][2]/C
                         clock pessimism              0.853     7.562    
    SLICE_X91Y448        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     7.622    payload/gen[6].dr_reg[2][1][data][2]
  -------------------------------------------------------------------
                         required time                         -7.622    
                         arrival time                           7.632    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[15].dr_reg[5][0][data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[15].region/d_r_reg[0][data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.803%)  route 0.104ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.443ns
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Net Delay (Source):      2.319ns (routing 0.898ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.595ns (routing 0.988ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.319     7.230    payload/clk_p
    SLICE_X16Y325        FDRE                                         r  payload/gen[15].dr_reg[5][0][data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y325        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     7.288 r  payload/gen[15].dr_reg[5][0][data][18]/Q
                         net (fo=1, routed)           0.104     7.392    datapath/rgen[15].region/d[0][data][18]
    SLICE_X15Y324        FDRE                                         r  datapath/rgen[15].region/d_r_reg[0][data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.595     6.443    datapath/rgen[15].region/clk_p
    SLICE_X15Y324        FDRE                                         r  datapath/rgen[15].region/d_r_reg[0][data][18]/C
                         clock pessimism              0.877     7.320    
    SLICE_X15Y324        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     7.382    datapath/rgen[15].region/d_r_reg[0][data][18]
  -------------------------------------------------------------------
                         required time                         -7.382    
                         arrival time                           7.392    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[0].dr_reg[1][2][data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[0].dr_reg[2][2][data][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.180%)  route 0.098ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.720ns
    Source Clock Delay      (SCD):    7.482ns
    Clock Pessimism Removal (CPR):    -0.845ns
  Clock Net Delay (Source):      2.571ns (routing 0.898ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.872ns (routing 0.988ns, distribution 1.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.571     7.482    payload/clk_p
    SLICE_X91Y103        FDRE                                         r  payload/gen[0].dr_reg[1][2][data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     7.540 r  payload/gen[0].dr_reg[1][2][data][25]/Q
                         net (fo=1, routed)           0.098     7.638    payload/gen[0].dr_reg[1][2][data][25]
    SLICE_X92Y104        FDRE                                         r  payload/gen[0].dr_reg[2][2][data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.872     6.720    payload/clk_p
    SLICE_X92Y104        FDRE                                         r  payload/gen[0].dr_reg[2][2][data][25]/C
                         clock pessimism              0.845     7.565    
    SLICE_X92Y104        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     7.627    payload/gen[0].dr_reg[2][2][data][25]
  -------------------------------------------------------------------
                         required time                         -7.627    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[4].dr_reg[5][1][data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[4].region/d_r_reg[1][data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.061ns (36.095%)  route 0.108ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.641ns
    Source Clock Delay      (SCD):    7.404ns
    Clock Pessimism Removal (CPR):    -0.861ns
  Clock Net Delay (Source):      2.493ns (routing 0.898ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.793ns (routing 0.988ns, distribution 1.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.493     7.404    payload/clk_p
    SLICE_X92Y328        FDRE                                         r  payload/gen[4].dr_reg[5][1][data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y328        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     7.465 r  payload/gen[4].dr_reg[5][1][data][6]/Q
                         net (fo=1, routed)           0.108     7.573    datapath/rgen[4].region/d[1][data][6]
    SLICE_X91Y326        FDRE                                         r  datapath/rgen[4].region/d_r_reg[1][data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.793     6.641    datapath/rgen[4].region/clk_p
    SLICE_X91Y326        FDRE                                         r  datapath/rgen[4].region/d_r_reg[1][data][6]/C
                         clock pessimism              0.861     7.502    
    SLICE_X91Y326        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     7.562    datapath/rgen[4].region/d_r_reg[1][data][6]
  -------------------------------------------------------------------
                         required time                         -7.562    
                         arrival time                           7.573    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[5].dr_reg[1][2][data][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[5].dr_reg[2][2][data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.059ns (37.820%)  route 0.097ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.670ns
    Source Clock Delay      (SCD):    7.444ns
    Clock Pessimism Removal (CPR):    -0.857ns
  Clock Net Delay (Source):      2.533ns (routing 0.898ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.822ns (routing 0.988ns, distribution 1.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     4.887    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.911 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.533     7.444    payload/clk_p
    SLICE_X91Y390        FDRE                                         r  payload/gen[5].dr_reg[1][2][data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y390        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     7.503 r  payload/gen[5].dr_reg[1][2][data][29]/Q
                         net (fo=1, routed)           0.097     7.600    payload/gen[5].dr_reg[1][2][data][29]
    SLICE_X90Y390        FDRE                                         r  payload/gen[5].dr_reg[2][2][data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.822     6.670    payload/clk_p
    SLICE_X90Y390        FDRE                                         r  payload/gen[5].dr_reg[2][2][data][29]/C
                         clock pessimism              0.857     7.527    
    SLICE_X90Y390        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     7.589    payload/gen[5].dr_reg[2][2][data][29]
  -------------------------------------------------------------------
                         required time                         -7.589    
                         arrival time                           7.600    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_payload_pseudo
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { ttc/clocks/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y183  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y145  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y182  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y184  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y147  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y185  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X7Y206  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y206  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y134  datapath/rgen[15].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y107  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y235  datapath/rgen[11].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y166  datapath/rgen[5].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y178  datapath/rgen[13].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y165  datapath/rgen[5].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X1Y182  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X1Y184  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y147  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X1Y185  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y134  datapath/rgen[15].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y107  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y137  datapath/rgen[15].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y205  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_clk
  To Clock:  ipbus_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][7]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        9.001ns  (logic 1.243ns (13.810%)  route 7.758ns (86.190%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 37.408 - 32.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 21.194 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.860ns (routing 0.769ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.582ns (routing 0.700ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.860    21.194    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    21.271 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/Q
                         net (fo=9, routed)           0.272    21.543    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[5]
    SLICE_X96Y89         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110    21.653 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.318    21.971    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][7]
    SLICE_X97Y96         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110    22.081 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.675    22.756    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X90Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    22.854 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.863    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1_n_0
    SLICE_X90Y97         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    22.926 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.344    23.270    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X88Y117        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    23.320 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.681    24.001    datapath/rgen[0].dc/ipb_in[ipb_rdata][7]
    SLICE_X88Y182        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    24.124 r  datapath/rgen[0].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.100    24.224    datapath/rgen[1].dc/ipbdc_in[ad][7]
    SLICE_X89Y182        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    24.277 r  datapath/rgen[1].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.444    24.721    datapath/rgen[2].dc/ipbdc_in[ad][7]
    SLICE_X89Y220        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052    24.773 r  datapath/rgen[2].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.614    25.387    datapath/rgen[3].dc/ipbdc_in[ad][7]
    SLICE_X89Y268        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    25.439 r  datapath/rgen[3].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.777    26.216    datapath/rgen[4].dc/ipbdc_in[ad][7]
    SLICE_X87Y329        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    26.340 r  datapath/rgen[4].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.881    27.221    datapath/rgen[5].dc/ipbdc_in[ad][7]
    SLICE_X86Y390        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    27.370 r  datapath/rgen[5].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.681    28.051    datapath/rgen[6].dc/ipbdc_in[ad][7]
    SLICE_X87Y449        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    28.148 r  datapath/rgen[6].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.662    28.810    datapath/rgen[7].dc/ipbdc_in[ad][7]
    SLICE_X87Y509        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    28.860 r  datapath/rgen[7].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.657    29.517    datapath/rgen[8].dc/ipbdc_in[ad][7]
    SLICE_X87Y569        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    29.552 r  datapath/rgen[8].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.643    30.195    datapath/rgen[9].dc/ipbdc_in[ad][7]
    SLICE_X86Y607        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.582    37.408    datapath/rgen[9].dc/clk
    SLICE_X86Y607        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][7]/C
                         clock pessimism             -0.423    36.985    
                         clock uncertainty           -0.291    36.694    
    SLICE_X86Y607        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    36.719    datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][7]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -30.195    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipbout_d_reg[ad][7]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.994ns  (logic 1.342ns (14.921%)  route 7.652ns (85.079%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=10 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 37.406 - 32.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 21.194 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.860ns (routing 0.769ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.580ns (routing 0.700ns, distribution 1.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.860    21.194    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    21.271 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/Q
                         net (fo=9, routed)           0.272    21.543    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[5]
    SLICE_X96Y89         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110    21.653 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.318    21.971    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][7]
    SLICE_X97Y96         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110    22.081 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.675    22.756    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X90Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    22.854 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.863    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1_n_0
    SLICE_X90Y97         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    22.926 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.344    23.270    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X88Y117        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    23.320 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.681    24.001    datapath/rgen[0].dc/ipb_in[ipb_rdata][7]
    SLICE_X88Y182        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    24.124 r  datapath/rgen[0].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.100    24.224    datapath/rgen[1].dc/ipbdc_in[ad][7]
    SLICE_X89Y182        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    24.277 r  datapath/rgen[1].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.444    24.721    datapath/rgen[2].dc/ipbdc_in[ad][7]
    SLICE_X89Y220        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052    24.773 r  datapath/rgen[2].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.614    25.387    datapath/rgen[3].dc/ipbdc_in[ad][7]
    SLICE_X89Y268        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    25.439 r  datapath/rgen[3].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.777    26.216    datapath/rgen[4].dc/ipbdc_in[ad][7]
    SLICE_X87Y329        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    26.340 r  datapath/rgen[4].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.881    27.221    datapath/rgen[5].dc/ipbdc_in[ad][7]
    SLICE_X86Y390        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    27.370 r  datapath/rgen[5].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.681    28.051    datapath/rgen[6].dc/ipbdc_in[ad][7]
    SLICE_X87Y449        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    28.148 r  datapath/rgen[6].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.662    28.810    datapath/rgen[7].dc/ipbdc_in[ad][7]
    SLICE_X87Y509        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    28.860 r  datapath/rgen[7].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.657    29.517    datapath/rgen[8].dc/ipbdc_in[ad][7]
    SLICE_X87Y569        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    29.552 r  datapath/rgen[8].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.488    30.040    datapath/rgen[9].dc/ipbdc_in[ad][7]
    SLICE_X85Y607        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    30.139 r  datapath/rgen[9].dc/ipbout_d[ad][7]_i_1/O
                         net (fo=1, routed)           0.049    30.188    datapath/rgen[9].dc/ipbout[ad][7]
    SLICE_X85Y607        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.580    37.406    datapath/rgen[9].dc/clk
    SLICE_X85Y607        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][7]/C
                         clock pessimism             -0.423    36.983    
                         clock uncertainty           -0.291    36.692    
    SLICE_X85Y607        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    36.717    datapath/rgen[9].dc/ipbout_d_reg[ad][7]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -30.188    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.986ns  (logic 1.290ns (14.356%)  route 7.696ns (85.644%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=10 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 37.406 - 32.000 ) 
    Source Clock Delay      (SCD):    5.193ns = ( 21.193 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.859ns (routing 0.769ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.580ns (routing 0.700ns, distribution 1.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.859    21.193    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    21.271 f  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/Q
                         net (fo=8, routed)           0.261    21.532    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[2]
    SLICE_X96Y89         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.582 f  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.185    21.767    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][4]
    SLICE_X96Y95         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    21.833 f  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.572    22.405    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][4]
    SLICE_X91Y96         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    22.504 f  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.513    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0_i_1_n_0
    SLICE_X91Y96         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    22.576 f  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.457    23.033    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][4]
    SLICE_X88Y117        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051    23.084 f  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.674    23.758    datapath/rgen[0].dc/ipb_in[ipb_rdata][4]
    SLICE_X88Y181        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    23.793 f  datapath/rgen[0].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.116    23.909    datapath/rgen[1].dc/ipbdc_in[ad][4]
    SLICE_X88Y183        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    24.057 f  datapath/rgen[1].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.550    24.607    datapath/rgen[2].dc/ipbdc_in[ad][4]
    SLICE_X88Y219        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    24.642 f  datapath/rgen[2].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.521    25.163    datapath/rgen[3].dc/ipbdc_in[ad][4]
    SLICE_X88Y270        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    25.198 f  datapath/rgen[3].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.815    26.013    datapath/rgen[4].dc/ipbdc_in[ad][4]
    SLICE_X86Y328        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    26.064 f  datapath/rgen[4].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.809    26.873    datapath/rgen[5].dc/ipbdc_in[ad][4]
    SLICE_X88Y389        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    26.970 f  datapath/rgen[5].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.803    27.773    datapath/rgen[6].dc/ipbdc_in[ad][4]
    SLICE_X87Y450        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    27.824 f  datapath/rgen[6].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.634    28.458    datapath/rgen[7].dc/ipbdc_in[ad][4]
    SLICE_X87Y509        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    28.581 f  datapath/rgen[7].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.662    29.243    datapath/rgen[8].dc/ipbdc_in[ad][4]
    SLICE_X87Y570        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    29.339 f  datapath/rgen[8].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.494    29.833    datapath/rgen[9].dc/ipbdc_in[ad][4]
    SLICE_X86Y605        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    29.957 r  datapath/rgen[9].dc/sel_i_2/O
                         net (fo=1, routed)           0.084    30.041    datapath/rgen[9].dc/sel_i_2_n_0
    SLICE_X86Y605        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088    30.129 r  datapath/rgen[9].dc/sel_i_1/O
                         net (fo=1, routed)           0.050    30.179    datapath/rgen[9].dc/sel_i_1_n_0
    SLICE_X86Y605        FDRE                                         r  datapath/rgen[9].dc/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.580    37.406    datapath/rgen[9].dc/clk
    SLICE_X86Y605        FDRE                                         r  datapath/rgen[9].dc/sel_reg/C
                         clock pessimism             -0.423    36.983    
                         clock uncertainty           -0.291    36.692    
    SLICE_X86Y605        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    36.717    datapath/rgen[9].dc/sel_reg
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -30.179    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_addr][7]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.924ns  (logic 1.243ns (13.929%)  route 7.681ns (86.071%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 37.399 - 32.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 21.194 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.860ns (routing 0.769ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.700ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.860    21.194    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    21.271 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[7]/Q
                         net (fo=9, routed)           0.272    21.543    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[5]
    SLICE_X96Y89         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110    21.653 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.318    21.971    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][7]
    SLICE_X97Y96         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110    22.081 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.675    22.756    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X90Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    22.854 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.863    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0_i_1_n_0
    SLICE_X90Y97         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    22.926 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.344    23.270    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][7]
    SLICE_X88Y117        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    23.320 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][7]_INST_0/O
                         net (fo=1, routed)           0.681    24.001    datapath/rgen[0].dc/ipb_in[ipb_rdata][7]
    SLICE_X88Y182        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    24.124 r  datapath/rgen[0].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.100    24.224    datapath/rgen[1].dc/ipbdc_in[ad][7]
    SLICE_X89Y182        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    24.277 r  datapath/rgen[1].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.444    24.721    datapath/rgen[2].dc/ipbdc_in[ad][7]
    SLICE_X89Y220        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052    24.773 r  datapath/rgen[2].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.614    25.387    datapath/rgen[3].dc/ipbdc_in[ad][7]
    SLICE_X89Y268        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    25.439 r  datapath/rgen[3].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.777    26.216    datapath/rgen[4].dc/ipbdc_in[ad][7]
    SLICE_X87Y329        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    26.340 r  datapath/rgen[4].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.881    27.221    datapath/rgen[5].dc/ipbdc_in[ad][7]
    SLICE_X86Y390        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    27.370 r  datapath/rgen[5].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.681    28.051    datapath/rgen[6].dc/ipbdc_in[ad][7]
    SLICE_X87Y449        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    28.148 r  datapath/rgen[6].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.662    28.810    datapath/rgen[7].dc/ipbdc_in[ad][7]
    SLICE_X87Y509        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    28.860 r  datapath/rgen[7].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.657    29.517    datapath/rgen[8].dc/ipbdc_in[ad][7]
    SLICE_X87Y569        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    29.552 r  datapath/rgen[8].dc/ipbdc_out[ad][7]_INST_0/O
                         net (fo=3, routed)           0.566    30.118    datapath/rgen[9].dc/ipbdc_in[ad][7]
    SLICE_X85Y604        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_addr][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.573    37.399    datapath/rgen[9].dc/clk
    SLICE_X85Y604        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_addr][7]/C
                         clock pessimism             -0.423    36.976    
                         clock uncertainty           -0.291    36.685    
    SLICE_X85Y604        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    36.710    datapath/rgen[9].dc/ipb_out_reg[ipb_addr][7]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.788ns  (logic 1.267ns (14.417%)  route 7.521ns (85.583%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 37.411 - 32.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 21.194 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.860ns (routing 0.769ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.585ns (routing 0.700ns, distribution 1.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.860    21.194    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    21.272 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/Q
                         net (fo=7, routed)           0.230    21.502    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[3]
    SLICE_X96Y87         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133    21.635 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.267    21.902    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][5]
    SLICE_X96Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    21.991 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.612    22.603    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][5]
    SLICE_X89Y96         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051    22.654 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.025    22.679    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0_i_1_n_0
    SLICE_X89Y96         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    22.748 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.426    23.174    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][5]
    SLICE_X88Y118        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158    23.332 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.659    23.991    datapath/rgen[0].dc/ipb_in[ipb_rdata][5]
    SLICE_X88Y181        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    24.041 r  datapath/rgen[0].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.042    24.083    datapath/rgen[1].dc/ipbdc_in[ad][5]
    SLICE_X88Y181        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    24.134 r  datapath/rgen[1].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.545    24.679    datapath/rgen[2].dc/ipbdc_in[ad][5]
    SLICE_X88Y218        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    24.778 r  datapath/rgen[2].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.677    25.455    datapath/rgen[3].dc/ipbdc_in[ad][5]
    SLICE_X88Y270        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    25.578 r  datapath/rgen[3].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.721    26.299    datapath/rgen[4].dc/ipbdc_in[ad][5]
    SLICE_X86Y327        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    26.397 r  datapath/rgen[4].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.626    27.023    datapath/rgen[5].dc/ipbdc_in[ad][5]
    SLICE_X86Y390        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    27.059 r  datapath/rgen[5].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.616    27.675    datapath/rgen[6].dc/ipbdc_in[ad][5]
    SLICE_X86Y447        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    27.774 r  datapath/rgen[6].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.851    28.625    datapath/rgen[7].dc/ipbdc_in[ad][5]
    SLICE_X86Y510        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    28.660 r  datapath/rgen[7].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.607    29.267    datapath/rgen[8].dc/ipbdc_in[ad][5]
    SLICE_X86Y568        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    29.365 r  datapath/rgen[8].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.617    29.982    datapath/rgen[9].dc/ipbdc_in[ad][5]
    SLICE_X86Y608        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.585    37.411    datapath/rgen[9].dc/clk
    SLICE_X86Y608        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][5]/C
                         clock pessimism             -0.423    36.988    
                         clock uncertainty           -0.291    36.697    
    SLICE_X86Y608        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    36.722    datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][5]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                         -29.982    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][4]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.771ns  (logic 1.078ns (12.291%)  route 7.693ns (87.710%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 37.403 - 32.000 ) 
    Source Clock Delay      (SCD):    5.193ns = ( 21.193 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.859ns (routing 0.769ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.700ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.859    21.193    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    21.271 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[4]/Q
                         net (fo=8, routed)           0.261    21.532    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[2]
    SLICE_X96Y89         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.582 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.185    21.767    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][4]
    SLICE_X96Y95         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    21.833 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.572    22.405    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][4]
    SLICE_X91Y96         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    22.504 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.513    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0_i_1_n_0
    SLICE_X91Y96         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    22.576 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.457    23.033    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][4]
    SLICE_X88Y117        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051    23.084 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.674    23.758    datapath/rgen[0].dc/ipb_in[ipb_rdata][4]
    SLICE_X88Y181        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    23.793 r  datapath/rgen[0].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.116    23.909    datapath/rgen[1].dc/ipbdc_in[ad][4]
    SLICE_X88Y183        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    24.057 r  datapath/rgen[1].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.550    24.607    datapath/rgen[2].dc/ipbdc_in[ad][4]
    SLICE_X88Y219        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    24.642 r  datapath/rgen[2].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.521    25.163    datapath/rgen[3].dc/ipbdc_in[ad][4]
    SLICE_X88Y270        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    25.198 r  datapath/rgen[3].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.815    26.013    datapath/rgen[4].dc/ipbdc_in[ad][4]
    SLICE_X86Y328        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    26.064 r  datapath/rgen[4].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.809    26.873    datapath/rgen[5].dc/ipbdc_in[ad][4]
    SLICE_X88Y389        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    26.970 r  datapath/rgen[5].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.803    27.773    datapath/rgen[6].dc/ipbdc_in[ad][4]
    SLICE_X87Y450        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    27.824 r  datapath/rgen[6].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.634    28.458    datapath/rgen[7].dc/ipbdc_in[ad][4]
    SLICE_X87Y509        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    28.581 r  datapath/rgen[7].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.662    29.243    datapath/rgen[8].dc/ipbdc_in[ad][4]
    SLICE_X87Y570        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    29.339 r  datapath/rgen[8].dc/ipbdc_out[ad][4]_INST_0/O
                         net (fo=4, routed)           0.625    29.964    datapath/rgen[9].dc/ipbdc_in[ad][4]
    SLICE_X86Y606        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.577    37.403    datapath/rgen[9].dc/clk
    SLICE_X86Y606        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][4]/C
                         clock pessimism             -0.423    36.980    
                         clock uncertainty           -0.291    36.689    
    SLICE_X86Y606        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    36.714    datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][4]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.964    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipbout_d_reg[ad][5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.772ns  (logic 1.317ns (15.014%)  route 7.455ns (84.986%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=10 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 37.409 - 32.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 21.194 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.860ns (routing 0.769ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.700ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.860    21.194    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    21.272 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[5]/Q
                         net (fo=7, routed)           0.230    21.502    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[3]
    SLICE_X96Y87         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133    21.635 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.267    21.902    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][5]
    SLICE_X96Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    21.991 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.612    22.603    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][5]
    SLICE_X89Y96         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051    22.654 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.025    22.679    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0_i_1_n_0
    SLICE_X89Y96         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    22.748 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.426    23.174    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][5]
    SLICE_X88Y118        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158    23.332 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][5]_INST_0/O
                         net (fo=1, routed)           0.659    23.991    datapath/rgen[0].dc/ipb_in[ipb_rdata][5]
    SLICE_X88Y181        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    24.041 r  datapath/rgen[0].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.042    24.083    datapath/rgen[1].dc/ipbdc_in[ad][5]
    SLICE_X88Y181        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    24.134 r  datapath/rgen[1].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.545    24.679    datapath/rgen[2].dc/ipbdc_in[ad][5]
    SLICE_X88Y218        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    24.778 r  datapath/rgen[2].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.677    25.455    datapath/rgen[3].dc/ipbdc_in[ad][5]
    SLICE_X88Y270        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    25.578 r  datapath/rgen[3].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.721    26.299    datapath/rgen[4].dc/ipbdc_in[ad][5]
    SLICE_X86Y327        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    26.397 r  datapath/rgen[4].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.626    27.023    datapath/rgen[5].dc/ipbdc_in[ad][5]
    SLICE_X86Y390        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    27.059 r  datapath/rgen[5].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.616    27.675    datapath/rgen[6].dc/ipbdc_in[ad][5]
    SLICE_X86Y447        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    27.774 r  datapath/rgen[6].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.851    28.625    datapath/rgen[7].dc/ipbdc_in[ad][5]
    SLICE_X86Y510        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    28.660 r  datapath/rgen[7].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.607    29.267    datapath/rgen[8].dc/ipbdc_in[ad][5]
    SLICE_X86Y568        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    29.365 r  datapath/rgen[8].dc/ipbdc_out[ad][5]_INST_0/O
                         net (fo=3, routed)           0.501    29.866    datapath/rgen[9].dc/ipbdc_in[ad][5]
    SLICE_X86Y608        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    29.916 r  datapath/rgen[9].dc/ipbout_d[ad][5]_i_1/O
                         net (fo=1, routed)           0.050    29.966    datapath/rgen[9].dc/ipbout[ad][5]
    SLICE_X86Y608        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.583    37.409    datapath/rgen[9].dc/clk
    SLICE_X86Y608        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][5]/C
                         clock pessimism             -0.423    36.986    
                         clock uncertainty           -0.291    36.695    
    SLICE_X86Y608        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    36.720    datapath/rgen[9].dc/ipbout_d_reg[ad][5]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -29.966    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipbout_d_reg[ad][10]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.756ns  (logic 1.356ns (15.487%)  route 7.400ns (84.514%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=10 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 37.409 - 32.000 ) 
    Source Clock Delay      (SCD):    5.182ns = ( 21.182 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.848ns (routing 0.769ns, distribution 2.079ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.700ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.848    21.182    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X96Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    21.261 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/Q
                         net (fo=7, routed)           0.104    21.365    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[8]
    SLICE_X96Y87         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    21.461 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.406    21.867    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][10]
    SLICE_X94Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    21.966 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.510    22.476    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X92Y100        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089    22.565 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.574    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1_n_0
    SLICE_X92Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    22.637 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.440    23.077    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X88Y118        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    23.127 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.638    23.765    datapath/rgen[0].dc/ipb_in[ipb_rdata][10]
    SLICE_X89Y181        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    23.818 r  datapath/rgen[0].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.126    23.944    datapath/rgen[1].dc/ipbdc_in[ad][10]
    SLICE_X89Y181        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    23.995 r  datapath/rgen[1].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.492    24.487    datapath/rgen[2].dc/ipbdc_in[ad][10]
    SLICE_X89Y218        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    24.524 r  datapath/rgen[2].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.631    25.155    datapath/rgen[3].dc/ipbdc_in[ad][10]
    SLICE_X87Y271        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    25.254 r  datapath/rgen[3].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.633    25.887    datapath/rgen[4].dc/ipbdc_in[ad][10]
    SLICE_X87Y329        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    26.010 r  datapath/rgen[4].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.740    26.750    datapath/rgen[5].dc/ipbdc_in[ad][10]
    SLICE_X88Y389        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    26.800 r  datapath/rgen[5].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.722    27.522    datapath/rgen[6].dc/ipbdc_in[ad][10]
    SLICE_X87Y450        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    27.668 r  datapath/rgen[6].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.710    28.378    datapath/rgen[7].dc/ipbdc_in[ad][10]
    SLICE_X87Y508        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    28.477 r  datapath/rgen[7].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.692    29.169    datapath/rgen[8].dc/ipbdc_in[ad][10]
    SLICE_X87Y568        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    29.292 r  datapath/rgen[8].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.498    29.790    datapath/rgen[9].dc/ipbdc_in[ad][10]
    SLICE_X85Y609        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    29.889 r  datapath/rgen[9].dc/ipbout_d[ad][10]_i_1/O
                         net (fo=1, routed)           0.049    29.938    datapath/rgen[9].dc/ipbout[ad][10]
    SLICE_X85Y609        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.583    37.409    datapath/rgen[9].dc/clk
    SLICE_X85Y609        FDRE                                         r  datapath/rgen[9].dc/ipbout_d_reg[ad][10]/C
                         clock pessimism             -0.423    36.986    
                         clock uncertainty           -0.291    36.695    
    SLICE_X85Y609        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    36.720    datapath/rgen[9].dc/ipbout_d_reg[ad][10]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -29.938    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_addr][10]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.745ns  (logic 1.257ns (14.374%)  route 7.488ns (85.626%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 37.399 - 32.000 ) 
    Source Clock Delay      (SCD):    5.182ns = ( 21.182 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.848ns (routing 0.769ns, distribution 2.079ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.700ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.848    21.182    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X96Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    21.261 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/Q
                         net (fo=7, routed)           0.104    21.365    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[8]
    SLICE_X96Y87         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    21.461 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.406    21.867    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][10]
    SLICE_X94Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    21.966 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.510    22.476    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X92Y100        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089    22.565 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.574    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1_n_0
    SLICE_X92Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    22.637 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.440    23.077    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X88Y118        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    23.127 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.638    23.765    datapath/rgen[0].dc/ipb_in[ipb_rdata][10]
    SLICE_X89Y181        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    23.818 r  datapath/rgen[0].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.126    23.944    datapath/rgen[1].dc/ipbdc_in[ad][10]
    SLICE_X89Y181        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    23.995 r  datapath/rgen[1].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.492    24.487    datapath/rgen[2].dc/ipbdc_in[ad][10]
    SLICE_X89Y218        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    24.524 r  datapath/rgen[2].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.631    25.155    datapath/rgen[3].dc/ipbdc_in[ad][10]
    SLICE_X87Y271        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    25.254 r  datapath/rgen[3].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.633    25.887    datapath/rgen[4].dc/ipbdc_in[ad][10]
    SLICE_X87Y329        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    26.010 r  datapath/rgen[4].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.740    26.750    datapath/rgen[5].dc/ipbdc_in[ad][10]
    SLICE_X88Y389        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    26.800 r  datapath/rgen[5].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.722    27.522    datapath/rgen[6].dc/ipbdc_in[ad][10]
    SLICE_X87Y450        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    27.668 r  datapath/rgen[6].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.710    28.378    datapath/rgen[7].dc/ipbdc_in[ad][10]
    SLICE_X87Y508        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    28.477 r  datapath/rgen[7].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.692    29.169    datapath/rgen[8].dc/ipbdc_in[ad][10]
    SLICE_X87Y568        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    29.292 r  datapath/rgen[8].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.635    29.927    datapath/rgen[9].dc/ipbdc_in[ad][10]
    SLICE_X87Y609        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_addr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.573    37.399    datapath/rgen[9].dc/clk
    SLICE_X87Y609        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_addr][10]/C
                         clock pessimism             -0.423    36.976    
                         clock uncertainty           -0.291    36.685    
    SLICE_X87Y609        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    36.710    datapath/rgen[9].dc/ipb_out_reg[ipb_addr][10]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -29.927    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][10]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_clk rise@32.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        8.739ns  (logic 1.257ns (14.384%)  route 7.482ns (85.616%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=9 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 37.403 - 32.000 ) 
    Source Clock Delay      (SCD):    5.182ns = ( 21.182 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.848ns (routing 0.769ns, distribution 2.079ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.700ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.848    21.182    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/clk
    SLICE_X96Y85         FDRE                                         r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    21.261 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ptr_reg[10]/Q
                         net (fo=7, routed)           0.104    21.365    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/sel[8]
    SLICE_X96Y87         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    21.461 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.406    21.867    datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_from_slaves[1][ipb_rdata][10]
    SLICE_X94Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    21.966 r  datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.510    22.476    datapath/rgen[0].region/bgen.fabric_buf/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X92Y100        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089    22.565 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1/O
                         net (fo=1, routed)           0.009    22.574    datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0_i_1_n_0
    SLICE_X92Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    22.637 r  datapath/rgen[0].region/bgen.fabric_buf/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.440    23.077    datapath/rgen[0].region/fabric/ipb_from_slaves[0][ipb_rdata][10]
    SLICE_X88Y118        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    23.127 r  datapath/rgen[0].region/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=1, routed)           0.638    23.765    datapath/rgen[0].dc/ipb_in[ipb_rdata][10]
    SLICE_X89Y181        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    23.818 r  datapath/rgen[0].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.126    23.944    datapath/rgen[1].dc/ipbdc_in[ad][10]
    SLICE_X89Y181        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    23.995 r  datapath/rgen[1].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.492    24.487    datapath/rgen[2].dc/ipbdc_in[ad][10]
    SLICE_X89Y218        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    24.524 r  datapath/rgen[2].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.631    25.155    datapath/rgen[3].dc/ipbdc_in[ad][10]
    SLICE_X87Y271        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    25.254 r  datapath/rgen[3].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.633    25.887    datapath/rgen[4].dc/ipbdc_in[ad][10]
    SLICE_X87Y329        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    26.010 r  datapath/rgen[4].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.740    26.750    datapath/rgen[5].dc/ipbdc_in[ad][10]
    SLICE_X88Y389        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    26.800 r  datapath/rgen[5].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.722    27.522    datapath/rgen[6].dc/ipbdc_in[ad][10]
    SLICE_X87Y450        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    27.668 r  datapath/rgen[6].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.710    28.378    datapath/rgen[7].dc/ipbdc_in[ad][10]
    SLICE_X87Y508        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    28.477 r  datapath/rgen[7].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.692    29.169    datapath/rgen[8].dc/ipbdc_in[ad][10]
    SLICE_X87Y568        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    29.292 r  datapath/rgen[8].dc/ipbdc_out[ad][10]_INST_0/O
                         net (fo=3, routed)           0.629    29.921    datapath/rgen[9].dc/ipbdc_in[ad][10]
    SLICE_X86Y606        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    32.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    32.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    33.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    34.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    34.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.577    37.403    datapath/rgen[9].dc/clk
    SLICE_X86Y606        FDRE                                         r  datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][10]/C
                         clock pessimism             -0.423    36.980    
                         clock uncertainty           -0.291    36.689    
    SLICE_X86Y606        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    36.714    datapath/rgen[9].dc/ipb_out_reg[ipb_wdata][10]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.921    
  -------------------------------------------------------------------
                         slack                                  6.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 datapath/rgen[5].dc/ipb_out_reg[ipb_wdata][22]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.493ns (routing 0.700ns, distribution 1.793ns)
  Clock Net Delay (Destination): 2.803ns (routing 0.769ns, distribution 2.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.493     5.319    datapath/rgen[5].dc/clk
    SLICE_X85Y385        FDRE                                         r  datapath/rgen[5].dc/ipb_out_reg[ipb_wdata][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y385        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.380 r  datapath/rgen[5].dc/ipb_out_reg[ipb_wdata][22]/Q
                         net (fo=16, routed)          0.074     5.454    datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][22]
    SLICE_X85Y383        FDRE                                         r  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.803     5.137    datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/clk
    SLICE_X85Y383        FDRE                                         r  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[1][22]/C
                         clock pessimism              0.243     5.380    
    SLICE_X85Y383        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.442    datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           5.454    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 datapath/rgen[2].dc/ipb_out_reg[ipb_wdata][30]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      2.480ns (routing 0.700ns, distribution 1.780ns)
  Clock Net Delay (Destination): 2.782ns (routing 0.769ns, distribution 2.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.480     5.306    datapath/rgen[2].dc/clk
    SLICE_X84Y216        FDRE                                         r  datapath/rgen[2].dc/ipb_out_reg[ipb_wdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y216        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.366 r  datapath/rgen[2].dc/ipb_out_reg[ipb_wdata][30]/Q
                         net (fo=16, routed)          0.116     5.482    datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][30]
    SLICE_X85Y215        FDRE                                         r  datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.782     5.116    datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/clk
    SLICE_X85Y215        FDRE                                         r  datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/C
                         clock pessimism              0.292     5.408    
    SLICE_X85Y215        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.470    datapath/rgen[2].region/bgen.buf_gen[5].cbuf_gen.buf/ctrlreg/reg_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -5.470    
                         arrival time                           5.482    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 datapath/rgen[4].dc/ipb_out_reg[ipb_wdata][27]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      2.455ns (routing 0.700ns, distribution 1.755ns)
  Clock Net Delay (Destination): 2.754ns (routing 0.769ns, distribution 1.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.455     5.281    datapath/rgen[4].dc/clk
    SLICE_X85Y324        FDRE                                         r  datapath/rgen[4].dc/ipb_out_reg[ipb_wdata][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y324        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     5.341 r  datapath/rgen[4].dc/ipb_out_reg[ipb_wdata][27]/Q
                         net (fo=16, routed)          0.071     5.412    datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][27]
    SLICE_X85Y323        FDRE                                         r  datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.754     5.088    datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/clk
    SLICE_X85Y323        FDRE                                         r  datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/C
                         clock pessimism              0.248     5.336    
    SLICE_X85Y323        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.398    datapath/rgen[4].region/bgen.buf_gen[1].cbuf_gen.buf/ctrlreg/reg_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -5.398    
                         arrival time                           5.412    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk fall@16.000ns - ipbus_clk fall@16.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 21.173 - 16.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 21.370 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Net Delay (Source):      2.544ns (routing 0.700ns, distribution 1.844ns)
  Clock Net Delay (Destination): 2.839ns (routing 0.769ns, distribution 2.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    16.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    17.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    18.582 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    18.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.826 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.544    21.370    datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/clk
    SLICE_X96Y400        FDRE                                         r  datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y400        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058    21.428 r  datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[7]/Q
                         net (fo=9, routed)           0.071    21.499    datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/sel[5]
    SLICE_X97Y400        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023    21.522 r  datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr[8]_i_1/O
                         net (fo=1, routed)           0.025    21.547    datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/p_0_in[8]
    SLICE_X97Y400        FDRE                                         r  datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk fall edge)
                                                     16.000    16.000 f  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    16.000 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    16.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    18.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    18.055 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251    18.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    18.334 f  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.839    21.173    datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/clk
    SLICE_X97Y400        FDRE                                         r  datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.295    21.468    
    SLICE_X97Y400        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060    21.528    datapath/rgen[5].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ptr_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.528    
                         arrival time                          21.547    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 datapath/rgen[12].dc/ipb_out_reg[ipb_wdata][29]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      2.378ns (routing 0.700ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.672ns (routing 0.769ns, distribution 1.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.378     5.204    datapath/rgen[12].dc/clk
    SLICE_X17Y523        FDRE                                         r  datapath/rgen[12].dc/ipb_out_reg[ipb_wdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y523        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.263 r  datapath/rgen[12].dc/ipb_out_reg[ipb_wdata][29]/Q
                         net (fo=16, routed)          0.075     5.338    datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][29]
    SLICE_X17Y524        FDRE                                         r  datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.672     5.006    datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/clk
    SLICE_X17Y524        FDRE                                         r  datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][29]/C
                         clock pessimism              0.253     5.259    
    SLICE_X17Y524        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.319    datapath/rgen[12].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 datapath/rgen[11].dc/ipb_out_reg[ipb_wdata][30]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      2.398ns (routing 0.700ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.671ns (routing 0.769ns, distribution 1.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.398     5.224    datapath/rgen[11].dc/clk
    SLICE_X16Y587        FDRE                                         r  datapath/rgen[11].dc/ipb_out_reg[ipb_wdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y587        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.284 r  datapath/rgen[11].dc/ipb_out_reg[ipb_wdata][30]/Q
                         net (fo=16, routed)          0.103     5.387    datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][30]
    SLICE_X18Y587        FDRE                                         r  datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.671     5.005    datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/clk
    SLICE_X18Y587        FDRE                                         r  datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/reg_reg[1][30]/C
                         clock pessimism              0.301     5.306    
    SLICE_X18Y587        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.366    datapath/rgen[11].region/bgen.buf_gen[6].cbuf_gen.buf/ctrlreg/reg_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -5.366    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 datapath/rgen[6].dc/ipb_out_reg[ipb_wdata][27]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      2.514ns (routing 0.700ns, distribution 1.814ns)
  Clock Net Delay (Destination): 2.803ns (routing 0.769ns, distribution 2.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.514     5.340    datapath/rgen[6].dc/clk
    SLICE_X85Y448        FDRE                                         r  datapath/rgen[6].dc/ipb_out_reg[ipb_wdata][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y448        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     5.400 r  datapath/rgen[6].dc/ipb_out_reg[ipb_wdata][27]/Q
                         net (fo=16, routed)          0.109     5.509    datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][27]
    SLICE_X84Y447        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.803     5.137    datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/clk
    SLICE_X84Y447        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][27]/C
                         clock pessimism              0.291     5.428    
    SLICE_X84Y447        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.488    datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/ctrlreg/reg_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 datapath/rgen[17].dc/ipb_out_reg[ipb_wdata][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      2.343ns (routing 0.700ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.627ns (routing 0.769ns, distribution 1.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.343     5.169    datapath/rgen[17].dc/clk
    SLICE_X17Y229        FDRE                                         r  datapath/rgen[17].dc/ipb_out_reg[ipb_wdata][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.227 r  datapath/rgen[17].dc/ipb_out_reg[ipb_wdata][9]/Q
                         net (fo=56, routed)          0.076     5.303    datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][9]
    SLICE_X17Y227        FDRE                                         r  datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.627     4.961    datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/clk
    SLICE_X17Y227        FDRE                                         r  datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[0][9]/C
                         clock pessimism              0.257     5.218    
    SLICE_X17Y227        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.280    datapath/rgen[17].region/bgen.buf_gen[4].cbuf_gen.buf/ctrlreg/reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                           5.303    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 datapath/rgen[7].dc/ipb_out_reg[ipb_wdata][18]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/reg_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      2.535ns (routing 0.700ns, distribution 1.835ns)
  Clock Net Delay (Destination): 2.838ns (routing 0.769ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.535     5.361    datapath/rgen[7].dc/clk
    SLICE_X83Y507        FDRE                                         r  datapath/rgen[7].dc/ipb_out_reg[ipb_wdata][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y507        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.419 r  datapath/rgen[7].dc/ipb_out_reg[ipb_wdata][18]/Q
                         net (fo=16, routed)          0.126     5.545    datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/ipbus_in[ipb_wdata][18]
    SLICE_X85Y505        FDRE                                         r  datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.838     5.172    datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/clk
    SLICE_X85Y505        FDRE                                         r  datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/reg_reg[0][18]/C
                         clock pessimism              0.288     5.460    
    SLICE_X85Y505        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.522    datapath/rgen[7].region/bgen.buf_gen[3].cbuf_gen.buf/ctrlreg/reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.545    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ttc/ctr/tctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ttc/ctr/sctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      2.424ns (routing 0.700ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.769ns, distribution 1.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     2.802    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.826 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.424     5.250    ttc/ctr/clk
    SLICE_X73Y215        FDRE                                         r  ttc/ctr/tctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y215        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.308 r  ttc/ctr/tctr_reg[23]/Q
                         net (fo=2, routed)           0.109     5.417    ttc/ctr/tctr_reg[23]
    SLICE_X72Y216        FDRE                                         r  ttc/ctr/sctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.306    infra/clocks/I
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.334 r  infra/clocks/bufgipb/O
    X1Y5 (CLOCK_ROOT)    net (fo=13634, routed)       2.694     5.028    ttc/ctr/clk
    SLICE_X72Y216        FDRE                                         r  ttc/ctr/sctr_reg[23]/C
                         clock pessimism              0.302     5.330    
    SLICE_X72Y216        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.392    ttc/ctr/sctr_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.392    
                         arrival time                           5.417    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_clk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X1Y183  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X6Y145  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X1Y182  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X1Y184  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X6Y147  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X1Y185  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         32.000      30.431     RAMB18_X7Y206  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         16.000      15.458     RAMB36_X4Y53   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_22/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         16.000      15.458     RAMB36_X4Y54   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_23/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         16.000      15.458     RAMB36_X4Y55   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_24/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X7Y206  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X7Y205  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X0Y235  datapath/rgen[11].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y166  datapath/rgen[5].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y205  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X0Y136  datapath/rgen[15].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X1Y183  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y145  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         16.000      15.458     RAMB36_X4Y52   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_21/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X1Y182  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X6Y147  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         16.000      15.458     RAMB18_X1Y185  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         16.000      15.458     RAMB36_X4Y55   infra/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_24/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.427%)  route 0.554ns (70.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.478ns = ( 8.478 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.373     1.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.478     8.478    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.005     8.483    
                         clock uncertainty           -0.046     8.437    
    SLICE_X96Y3          FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.377    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.427%)  route 0.554ns (70.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.478ns = ( 8.478 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.373     1.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.478     8.478    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.005     8.483    
                         clock uncertainty           -0.046     8.437    
    SLICE_X96Y3          FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.377    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.862%)  route 0.494ns (68.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.313     1.287    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.384    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.862%)  route 0.494ns (68.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.313     1.287    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     8.384    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.862%)  route 0.494ns (68.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.313     1.287    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     8.384    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.862%)  route 0.494ns (68.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.313     1.287    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     8.384    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.307     1.281    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.382    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.307     1.281    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.382    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.307     1.281    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.382    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X98Y4          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.974 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.307     1.281    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.382    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.316     0.316    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDSE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.354 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.421    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.322    
    SLICE_X98Y4          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.369    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.314    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y3          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.353 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.402    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X96Y3          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.419 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.426    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.042     0.320    
    SLICE_X96Y3          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.357 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.406    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X96Y1          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.423 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.430    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y1          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.357 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.406    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X96Y2          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.423 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.430    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y2          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.360 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.410    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X96Y2          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.427 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.043     0.327    
    SLICE_X96Y2          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.373    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.360 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.410    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X96Y1          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.427 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.043     0.327    
    SLICE_X96Y1          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.373    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.357 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.407    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X96Y2          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.424 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.431    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y2          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.357 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.407    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X96Y1          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.424 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.431    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y1          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.357 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.385    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X96Y1          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.407 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.008     0.415    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2_n_0
    SLICE_X96Y1          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.433 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.440    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_15
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y1          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.357 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.407    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X96Y2          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.433 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.440    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_12
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X96Y2          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y2  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y3  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y3  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X97Y5  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X96Y1  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.180ns (23.936%)  route 0.572ns (76.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.555     0.555    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.248     0.884    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.983 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.324     1.307    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.049  1000.525    
                         clock uncertainty           -0.046  1000.478    
    SLICE_X102Y8         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074  1000.404    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                999.097    

Slack (MET) :             999.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.180ns (23.936%)  route 0.572ns (76.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.555     0.555    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.248     0.884    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.983 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.324     1.307    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.049  1000.525    
                         clock uncertainty           -0.046  1000.478    
    SLICE_X102Y8         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074  1000.404    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                999.097    

Slack (MET) :             999.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.180ns (23.936%)  route 0.572ns (76.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.555     0.555    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.248     0.884    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.983 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.324     1.307    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism              0.049  1000.525    
                         clock uncertainty           -0.046  1000.478    
    SLICE_X102Y8         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074  1000.404    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1000.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                999.097    

Slack (MET) :             999.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.180ns (23.936%)  route 0.572ns (76.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.555     0.555    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.248     0.884    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.983 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.324     1.307    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism              0.049  1000.525    
                         clock uncertainty           -0.046  1000.478    
    SLICE_X102Y8         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074  1000.404    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1000.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                999.097    

Slack (MET) :             999.097ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.180ns (23.936%)  route 0.572ns (76.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.555     0.555    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.248     0.884    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.983 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.324     1.307    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism              0.049  1000.525    
                         clock uncertainty           -0.046  1000.478    
    SLICE_X102Y8         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074  1000.404    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1000.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                999.097    

Slack (MET) :             999.398ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.081ns (19.853%)  route 0.327ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 1000.475 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.554     0.554    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.635 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.327     0.962    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.475  1000.475    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                         clock pessimism              0.005  1000.480    
                         clock uncertainty           -0.046  1000.434    
    SLICE_X103Y7         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074  1000.360    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                       1000.360    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                999.398    

Slack (MET) :             999.401ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.081ns (19.902%)  route 0.326ns (80.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 1000.477 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.554     0.554    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.635 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.326     0.961    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.477  1000.477    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                         clock pessimism              0.005  1000.482    
                         clock uncertainty           -0.046  1000.436    
    SLICE_X103Y7         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074  1000.362    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg
  -------------------------------------------------------------------
                         required time                       1000.362    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                999.401    

Slack (MET) :             999.446ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.225ns (42.939%)  route 0.299ns (57.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.554     0.554    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.634 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/Q
                         net (fo=5, routed)           0.227     0.861    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[0]
    SLICE_X102Y8         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     1.006 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.072     1.078    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[1]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.069  1000.545    
                         clock uncertainty           -0.046  1000.499    
    SLICE_X102Y8         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025  1000.524    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.524    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                999.446    

Slack (MET) :             999.475ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.238ns (48.081%)  route 0.257ns (51.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.554     0.554    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.634 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/Q
                         net (fo=5, routed)           0.227     0.861    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[0]
    SLICE_X102Y8         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.019 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.030     1.049    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[2]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism              0.069  1000.545    
                         clock uncertainty           -0.046  1000.499    
    SLICE_X102Y8         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.524    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1000.524    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                999.475    

Slack (MET) :             999.537ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.196ns (45.266%)  route 0.237ns (54.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.554     0.554    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.634 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/Q
                         net (fo=5, routed)           0.211     0.845    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[0]
    SLICE_X102Y8         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     0.961 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.026     0.987    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[0]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000  1000.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.069  1000.545    
                         clock uncertainty           -0.046  1000.499    
    SLICE_X102Y8         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025  1000.524    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.524    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                999.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.075ns (66.964%)  route 0.037ns (33.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.381    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X102Y8         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     0.417 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_2/O
                         net (fo=1, routed)           0.008     0.425    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[4]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.363     0.363    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism             -0.044     0.319    
    SLICE_X102Y8         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.667%)  route 0.038ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.381    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X102Y8         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.418 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.009     0.427    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[2]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.363     0.363    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.044     0.319    
    SLICE_X102Y8         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/D
                            (rising edge-triggered cell FDSE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.089ns (59.333%)  route 0.061ns (40.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.312     0.312    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.353 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.055     0.408    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X104Y7         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     0.456 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_i_1/O
                         net (fo=1, routed)           0.006     0.462    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r
    SLICE_X104Y7         FDSE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.354     0.354    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y7         FDSE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
                         clock pessimism             -0.004     0.350    
    SLICE_X104Y7         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.315     0.315    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.354 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.084     0.438    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[0]
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.035     0.323    
    SLICE_X104Y6         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.312     0.312    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.082     0.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[3]
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.040     0.318    
    SLICE_X104Y6         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.365    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.074ns (58.268%)  route 0.053ns (41.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.381    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X102Y8         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.416 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     0.440    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[3]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.363     0.363    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism             -0.044     0.319    
    SLICE_X102Y8         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.365    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.074ns (57.364%)  route 0.055ns (42.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.381    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X102Y8         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.416 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.026     0.442    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[1]
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.363     0.363    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X102Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism             -0.044     0.319    
    SLICE_X102Y8         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.365    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.312     0.312    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.105     0.457    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[1]
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.040     0.318    
    SLICE_X104Y6         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.365    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.312     0.312    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.352 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.105     0.457    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[2]
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y6         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.040     0.318    
    SLICE_X104Y6         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.365    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.041ns (25.625%)  route 0.119ns (74.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.312     0.312    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y7         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.353 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.119     0.472    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y3         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.363     0.363    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X103Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                         clock pessimism             -0.036     0.327    
    SLICE_X103Y7         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.373    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
Min Period        n/a     FDSE/C   n/a            0.550         1000.000    999.450    SLICE_X104Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X102Y8  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X102Y8  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         500.000     499.725    SLICE_X104Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X103Y7  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X104Y6  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  osc_clk
  To Clock:  osc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { osc_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.250         12.500      6.250      MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.250         12.500      6.250      MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.250         12.500      6.250      MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.250         12.500      6.250      MMCM_X0Y2  infra/osc_clock/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_extern_i
  To Clock:  clk_40_extern_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_extern_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { infra/osc_clock/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         25.000      23.710     BUFGCE_X0Y50  infra/osc_clock/bufg_40ext/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         25.000      23.929     MMCM_X0Y2     infra/osc_clock/mmcm/CLKOUT1
Min Period        n/a     MMCME4_ADV/CLKIN1   n/a            1.071         25.000      23.929     MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1   n/a            6.250         12.500      6.250      MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1   n/a            6.250         12.500      6.250      MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1   n/a            6.250         12.500      6.250      MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1   n/a            6.250         12.500      6.250      MMCM_X0Y3     ttc/clocks/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk160s_u
  To Clock:  clk160s_u

Setup :            0  Failing Endpoints,  Worst Slack        4.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.743ns (37.431%)  route 1.242ns (62.569%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 10.888 - 6.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     3.584    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.663 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     4.036    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.184 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     4.275    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.365 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     4.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.762 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     4.964    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.054 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     5.157    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.246 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_2/O
                         net (fo=1, routed)           0.182     5.428    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_2_n_0
    SLICE_X73Y232        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.518 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_1/O
                         net (fo=1, routed)           0.051     5.569    ttc/ttccmd/decode/rx_dec_core/serialb_com0/double_bit_error_i
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.056    10.888    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg/C
                         clock pessimism             -1.121     9.767    
                         clock uncertainty           -0.067     9.701    
    SLICE_X73Y232        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.726    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_reg
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.753ns (38.243%)  route 1.216ns (61.757%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 10.886 - 6.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     3.584    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.663 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     4.036    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.184 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     4.275    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.365 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     4.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.762 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     4.964    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.054 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     5.157    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     5.247 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3/O
                         net (fo=2, routed)           0.158     5.405    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3_n_0
    SLICE_X73Y232        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.504 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[0]_i_1/O
                         net (fo=1, routed)           0.049     5.553    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[0]_i_1_n_0
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    10.886    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
                         clock pessimism             -1.121     9.765    
                         clock uncertainty           -0.067     9.699    
    SLICE_X73Y232        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.724    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.764ns (39.280%)  route 1.181ns (60.720%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 10.886 - 6.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     3.584    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.663 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.373     4.036    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X71Y235        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.184 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35/O
                         net (fo=1, routed)           0.091     4.275    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_35_n_0
    SLICE_X71Y235        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.365 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18/O
                         net (fo=10, routed)          0.240     4.605    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_18_n_0
    SLICE_X72Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.762 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7/O
                         net (fo=1, routed)           0.202     4.964    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_7_n_0
    SLICE_X72Y237        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.054 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4/O
                         net (fo=2, routed)           0.103     5.157    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.double_bit_error_i_i_4_n_0
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     5.247 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3/O
                         net (fo=2, routed)           0.156     5.403    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_3_n_0
    SLICE_X73Y232        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     5.513 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_1/O
                         net (fo=1, routed)           0.016     5.529    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state[2]_i_1_n_0
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    10.886    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]/C
                         clock pessimism             -1.121     9.765    
                         clock uncertainty           -0.067     9.699    
    SLICE_X73Y232        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     9.724    ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.725ns (38.400%)  route 1.163ns (61.600%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 10.888 - 6.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     3.584    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.663 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.376     4.039    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X72Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.186 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9/O
                         net (fo=10, routed)          0.141     4.327    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9_n_0
    SLICE_X72Y233        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.423 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_5/O
                         net (fo=2, routed)           0.122     4.545    ttc/ttccmd/decode/rx_dec_core/serialb_com0/neqOp16_in
    SLICE_X72Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.668 f  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_6/O
                         net (fo=11, routed)          0.179     4.847    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state118_out
    SLICE_X70Y234        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.969 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_4/O
                         net (fo=1, routed)           0.330     5.299    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_4_n_0
    SLICE_X73Y232        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     5.457 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_3/O
                         net (fo=1, routed)           0.015     5.472    ttc/ttccmd/decode/rx_dec_core/serialb_com0/single_bit_error_i
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.056    10.888    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg/C
                         clock pessimism             -1.121     9.767    
                         clock uncertainty           -0.067     9.701    
    SLICE_X73Y232        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     9.726    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_reg
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 ttc/ttccmd/ttc_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.294ns (16.471%)  route 1.491ns (83.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 10.891 - 6.250 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    -1.174ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.171ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.244     3.636    ttc/ttccmd/sclk
    BITSLICE_RX_TX_X0Y110
                         FDRE                                         r  ttc/ttccmd/ttc_in_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y110
                         FDRE (Prop_IN_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.294     3.930 r  ttc/ttccmd/ttc_in_reg/Q
                         net (fo=1, routed)           1.491     5.421    ttc/ttccmd/decode/rx_ab/cdrdata_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.059    10.891    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
                         clock pessimism             -1.174     9.717    
                         clock uncertainty           -0.067     9.651    
    SLICE_X71Y227        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     9.676    ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.663ns (36.091%)  route 1.174ns (63.909%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.212     3.604    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDSE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.681 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/Q
                         net (fo=4, routed)           0.394     4.075    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[0]
    SLICE_X72Y236        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.208 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30/O
                         net (fo=1, routed)           0.249     4.457    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30_n_0
    SLICE_X72Y236        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.507 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16/O
                         net (fo=1, routed)           0.090     4.597    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.697 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.150     4.847    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X72Y237        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.936 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_4/O
                         net (fo=1, routed)           0.153     5.089    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_4_n_0
    SLICE_X72Y233        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     5.213 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_2/O
                         net (fo=1, routed)           0.089     5.302    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[7]
    SLICE_X73Y233        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.392 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_1/O
                         net (fo=1, routed)           0.049     5.441    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[7]_i_1_n_0
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X73Y233        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.719    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.535ns (29.444%)  route 1.282ns (70.556%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 10.877 - 6.250 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.171ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.205     3.597    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.677 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/Q
                         net (fo=12, routed)          0.274     3.951    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[7]
    SLICE_X70Y234        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.048 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24/O
                         net (fo=1, routed)           0.263     4.311    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24_n_0
    SLICE_X73Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.410 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15/O
                         net (fo=9, routed)           0.203     4.613    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     4.650 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.261     4.911    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X70Y233        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.008 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_4/O
                         net (fo=1, routed)           0.145     5.153    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_4_n_0
    SLICE_X72Y232        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.242 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_2/O
                         net (fo=1, routed)           0.087     5.329    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[11]
    SLICE_X72Y232        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.365 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_1/O
                         net (fo=1, routed)           0.049     5.414    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[11]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.045    10.877    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]/C
                         clock pessimism             -1.121     9.756    
                         clock uncertainty           -0.067     9.689    
    SLICE_X72Y232        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.714    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.595ns (32.891%)  route 1.214ns (67.109%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 10.877 - 6.250 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.171ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.205     3.597    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.677 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[7]/Q
                         net (fo=12, routed)          0.274     3.951    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[7]
    SLICE_X70Y234        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.048 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24/O
                         net (fo=1, routed)           0.263     4.311    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_24_n_0
    SLICE_X73Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.410 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15/O
                         net (fo=9, routed)           0.203     4.613    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_15_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     4.650 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.158     4.808    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X70Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     4.907 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_4/O
                         net (fo=1, routed)           0.057     4.964    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_4_n_0
    SLICE_X70Y234        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.112 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_2/O
                         net (fo=1, routed)           0.209     5.321    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[9]
    SLICE_X72Y232        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.356 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_1/O
                         net (fo=1, routed)           0.050     5.406    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[9]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.045    10.877    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
                         clock pessimism             -1.121     9.756    
                         clock uncertainty           -0.067     9.689    
    SLICE_X72Y232        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.714    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.479ns (28.210%)  route 1.219ns (71.790%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 10.887 - 6.250 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.155ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.212     3.604    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDSE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.681 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[0]/Q
                         net (fo=4, routed)           0.394     4.075    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[0]
    SLICE_X72Y236        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.208 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30/O
                         net (fo=1, routed)           0.249     4.457    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_30_n_0
    SLICE_X72Y236        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.507 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16/O
                         net (fo=1, routed)           0.090     4.597    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_16_n_0
    SLICE_X71Y236        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.697 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_7/O
                         net (fo=8, routed)           0.147     4.844    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state1
    SLICE_X72Y237        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.893 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_4/O
                         net (fo=1, routed)           0.197     5.090    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_4_n_0
    SLICE_X72Y234        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.125 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_2/O
                         net (fo=1, routed)           0.092     5.217    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[8]
    SLICE_X74Y234        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.252 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_1/O
                         net (fo=1, routed)           0.050     5.302    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[8]_i_1_n_0
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.055    10.887    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]/C
                         clock pessimism             -1.121     9.766    
                         clock uncertainty           -0.067     9.699    
    SLICE_X74Y234        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.724    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.630ns (36.885%)  route 1.078ns (63.115%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.192     3.584    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.663 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[12]/Q
                         net (fo=16, routed)          0.376     4.039    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[12]
    SLICE_X72Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.186 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9/O
                         net (fo=10, routed)          0.141     4.327    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_9_n_0
    SLICE_X72Y233        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.423 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_5/O
                         net (fo=2, routed)           0.122     4.545    ttc/ttccmd/decode/rx_dec_core/serialb_com0/neqOp16_in
    SLICE_X72Y234        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.668 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.single_bit_error_i_i_6/O
                         net (fo=11, routed)          0.207     4.875    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state118_out
    SLICE_X71Y233        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.912 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_4/O
                         net (fo=1, routed)           0.045     4.957    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_4_n_0
    SLICE_X71Y233        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.055 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_3/O
                         net (fo=1, routed)           0.138     5.193    ttc/ttccmd/decode/rx_dec_core/serialb_com0/in18[12]
    SLICE_X73Y233        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.243 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_2/O
                         net (fo=1, routed)           0.049     5.292    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[12]_i_2_n_0
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.695    
    SLICE_X73Y233        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.720    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.678     2.635    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.674 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[23]/Q
                         net (fo=5, routed)           0.027     2.701    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[23]
    SLICE_X69Y234        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.722 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[24]_i_1/O
                         net (fo=1, routed)           0.007     2.729    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[24]
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.770     1.928    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X69Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]/C
                         clock pessimism              0.713     2.641    
    SLICE_X69Y234        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.688    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.689     2.646    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y234        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.685 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[37]/Q
                         net (fo=5, routed)           0.032     2.717    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[37]
    SLICE_X74Y234        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.737 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[38]_i_1/O
                         net (fo=1, routed)           0.006     2.743    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[38]
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.783     1.941    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X74Y234        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]/C
                         clock pessimism              0.711     2.652    
    SLICE_X74Y234        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.699    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.683     2.640    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.679 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[16]/Q
                         net (fo=3, routed)           0.030     2.709    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[16]
    SLICE_X73Y235        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.730 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[17]_i_1/O
                         net (fo=1, routed)           0.007     2.737    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[17]
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.775     1.933    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]/C
                         clock pessimism              0.713     2.646    
    SLICE_X73Y235        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.693    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.678     2.635    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y235        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.674 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[33]/Q
                         net (fo=5, routed)           0.030     2.704    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg_n_0_[33]
    SLICE_X70Y235        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.725 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[34]_i_1/O
                         net (fo=1, routed)           0.007     2.732    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[34]
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.770     1.928    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X70Y235        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]/C
                         clock pessimism              0.713     2.641    
    SLICE_X70Y235        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.688    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.677     2.634    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y232        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.673 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[9]/Q
                         net (fo=1, routed)           0.072     2.745    ttc/ttccmd/decode/rx_dec_core/chB_data[9]
    SLICE_X74Y232        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.767 r  ttc/ttccmd/decode/rx_dec_core/brc_d4[2]_i_1/O
                         net (fo=1, routed)           0.016     2.783    ttc/ttccmd/decode/rx_dec_core/brc_d4[2]_i_1_n_0
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     1.936    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                         clock pessimism              0.755     2.691    
    SLICE_X74Y232        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.737    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
                            (rising edge-triggered cell FDPE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/D
                            (rising edge-triggered cell FDPE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     2.644    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y228        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.683 r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/Q
                         net (fo=5, routed)           0.029     2.712    ttc/ttccmd/decode/rx_ab/a_channel_time_domain
    SLICE_X72Y228        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.726 r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_i_1/O
                         net (fo=1, routed)           0.016     2.742    ttc/ttccmd/decode/rx_ab/a_channel_time_domain_i_1_n_0
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     1.939    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y228        FDPE                                         r  ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
                         clock pessimism              0.711     2.650    
    SLICE_X72Y228        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.696    ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     2.644    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.683 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.028     2.711    ttc/ttccmd/decode/rx_ab/ttc_frame_reset
    SLICE_X72Y227        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.725 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt[4]_i_2/O
                         net (fo=1, routed)           0.017     2.742    ttc/ttccmd/decode/rx_ab/div_rst_cnt[4]_i_2_n_0
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     1.939    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                         clock pessimism              0.711     2.650    
    SLICE_X72Y227        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.696    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.062ns (45.926%)  route 0.073ns (54.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     2.642    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.681 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[0]/Q
                         net (fo=16, routed)          0.058     2.739    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state[0]
    SLICE_X72Y232        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     2.762 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[10]_i_1/O
                         net (fo=1, routed)           0.015     2.777    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out[10]_i_1_n_0
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.769     1.927    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X72Y232        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]/C
                         clock pessimism              0.755     2.682    
    SLICE_X72Y232        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.728    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.072ns (49.315%)  route 0.074ns (50.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     2.642    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.681 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/FSM_sequential_hamming.next_state_reg[1]/Q
                         net (fo=57, routed)          0.068     2.749    ttc/ttccmd/decode/rx_dec_core/serialb_com0/next_state[1]
    SLICE_X71Y233        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.033     2.782 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word[13]_i_1/O
                         net (fo=1, routed)           0.006     2.788    ttc/ttccmd/decode/rx_dec_core/serialb_com0/received_word[13]
    SLICE_X71Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.777     1.935    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X71Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]/C
                         clock pessimism              0.755     2.690    
    SLICE_X71Y233        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.737    ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.received_word_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk160s_u
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.059ns (51.304%)  route 0.056ns (48.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/serialb_com0/clk
    SLICE_X73Y233        FDRE                                         r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.678 r  ttc/ttccmd/decode/rx_dec_core/serialb_com0/hamming.data_out_reg[12]/Q
                         net (fo=1, routed)           0.050     2.728    ttc/ttccmd/decode/rx_dec_core/chB_data[12]
    SLICE_X73Y231        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     2.748 r  ttc/ttccmd/decode/rx_dec_core/brc_t2[1]_i_1/O
                         net (fo=1, routed)           0.006     2.754    ttc/ttccmd/decode/rx_dec_core/brc_t2[1]_i_1_n_0
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.774     1.932    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                         clock pessimism              0.724     2.656    
    SLICE_X73Y231        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.703    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk160s_u
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { ttc/clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C              n/a            3.195         6.250       3.055      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Min Period        n/a     BUFGCE/I            n/a            1.290         6.250       4.960      BUFGCE_X0Y76           ttc/clocks/bufr_160s/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         6.250       5.179      MMCM_X0Y3              ttc/clocks/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.550         6.250       5.700      SLICE_X71Y227          ttc/ttccmd/decode/rx_ab/Bchannel_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         6.250       5.700      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X68Y229          ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y227          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.250       5.700      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X71Y229          ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y227          ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y227          ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/l1a_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y228          ttc/ttccmd/decode/rx_ab/timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         3.125       1.687      BITSLICE_RX_TX_X0Y110  ttc/ttccmd/ttc_in_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/a_channel_time_domain_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y227          ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y227          ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X72Y228          ttc/ttccmd/decode/rx_ab/l1a_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.125       2.850      SLICE_X69Y230          ttc/ttccmd/decode/rx_ab/timer_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_extern
  To Clock:  clk_40_extern

Setup :            0  Failing Endpoints,  Worst Slack       22.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 29.262 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     5.297    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    29.262    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][28]/C
                         clock pessimism             -1.173    28.089    
                         clock uncertainty           -0.079    28.010    
    SLICE_X56Y226        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    27.950    ttc/cmdctrs/ctr_array_reg[1][28]
  -------------------------------------------------------------------
                         required time                         27.950    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 29.262 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     5.297    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    29.262    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][29]/C
                         clock pessimism             -1.173    28.089    
                         clock uncertainty           -0.079    28.010    
    SLICE_X56Y226        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    27.950    ttc/cmdctrs/ctr_array_reg[1][29]
  -------------------------------------------------------------------
                         required time                         27.950    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 29.262 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     5.297    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    29.262    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][30]/C
                         clock pessimism             -1.173    28.089    
                         clock uncertainty           -0.079    28.010    
    SLICE_X56Y226        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    27.950    ttc/cmdctrs/ctr_array_reg[1][30]
  -------------------------------------------------------------------
                         required time                         27.950    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.383ns (18.169%)  route 1.725ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 29.262 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.001ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.574     5.297    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.677    29.262    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][31]/C
                         clock pessimism             -1.173    28.089    
                         clock uncertainty           -0.079    28.010    
    SLICE_X56Y226        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    27.950    ttc/cmdctrs/ctr_array_reg[1][31]
  -------------------------------------------------------------------
                         required time                         27.950    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 29.260 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     5.165    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    29.260    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][24]/C
                         clock pessimism             -1.173    28.087    
                         clock uncertainty           -0.079    28.008    
    SLICE_X56Y226        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    27.948    ttc/cmdctrs/ctr_array_reg[1][24]
  -------------------------------------------------------------------
                         required time                         27.948    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 29.260 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     5.165    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    29.260    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][25]/C
                         clock pessimism             -1.173    28.087    
                         clock uncertainty           -0.079    28.008    
    SLICE_X56Y226        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    27.948    ttc/cmdctrs/ctr_array_reg[1][25]
  -------------------------------------------------------------------
                         required time                         27.948    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 29.260 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     5.165    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    29.260    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][26]/C
                         clock pessimism             -1.173    28.087    
                         clock uncertainty           -0.079    28.008    
    SLICE_X56Y226        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    27.948    ttc/cmdctrs/ctr_array_reg[1][26]
  -------------------------------------------------------------------
                         required time                         27.948    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.783ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.383ns (19.383%)  route 1.593ns (80.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 29.260 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.442     5.165    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    29.260    ttc/cmdctrs/ttc_clk
    SLICE_X56Y226        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][27]/C
                         clock pessimism             -1.173    28.087    
                         clock uncertainty           -0.079    28.008    
    SLICE_X56Y226        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    27.948    ttc/cmdctrs/ctr_array_reg[1][27]
  -------------------------------------------------------------------
                         required time                         27.948    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 22.783    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/ttc_cmd_dist_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.474ns (22.832%)  route 1.602ns (77.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 29.279 - 25.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.797ns (routing 0.001ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.797     3.192    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X74Y217        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y217        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.273 f  ttc/reg/w_gen[0].wsync/s_q_reg[3]/Q
                         net (fo=4, routed)           0.372     3.645    ttc/ttcctr/en_int_bc0
    SLICE_X77Y214        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     3.743 f  ttc/ttcctr/bc0_fr_INST_0_i_2/O
                         net (fo=1, routed)           0.059     3.802    ttc/ttcctr/bc0_fr_INST_0_i_2_n_0
    SLICE_X77Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.950 f  ttc/ttcctr/bc0_fr_INST_0/O
                         net (fo=9, routed)           0.516     4.466    ttc/bc0_fr
    SLICE_X75Y222        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     4.613 r  ttc/ttc_cmd_dist[7]_i_1/O
                         net (fo=2, routed)           0.655     5.268    ttc/cmd[7]
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.694    29.279    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
                         clock pessimism             -1.173    28.106    
                         clock uncertainty           -0.079    28.027    
    SLICE_X76Y193        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    28.052    ttc/ttc_cmd_dist_reg[7]
  -------------------------------------------------------------------
                         required time                         28.052    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.795ns  (required time - arrival time)
  Source:                 ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/ctr_array_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_extern rise@25.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.383ns (19.501%)  route 1.581ns (80.499%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 29.260 - 25.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.794     3.189    ttc/ttcctr/ctrdel/clk
    SLICE_X76Y220        FDRE                                         r  ttc/ttcctr/ctrdel/del_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y220        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.266 f  ttc/ttcctr/ctrdel/del_array_reg[6][0]/Q
                         net (fo=8, routed)           0.565     3.831    ttc/cmdctrs/ttc_cmd[0]
    SLICE_X61Y219        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.897 f  ttc/cmdctrs/ctr_array[8][0]_i_9/O
                         net (fo=4, routed)           0.213     4.110    ttc/cmdctrs/ctr_array[8][0]_i_9_n_0
    SLICE_X61Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.200 f  ttc/cmdctrs/ctr_array[1][0]_i_7/O
                         net (fo=1, routed)           0.373     4.573    ttc/cmdctrs/ctr_array[1][0]_i_7_n_0
    SLICE_X56Y222        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.723 r  ttc/cmdctrs/ctr_array[1][0]_i_1/O
                         net (fo=32, routed)          0.430     5.153    ttc/cmdctrs/ctr_array_reg[1]0
    SLICE_X56Y223        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675    29.260    ttc/cmdctrs/ttc_clk
    SLICE_X56Y223        FDRE                                         r  ttc/cmdctrs/ctr_array_reg[1][4]/C
                         clock pessimism             -1.173    28.087    
                         clock uncertainty           -0.079    28.008    
    SLICE_X56Y223        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    27.948    ttc/cmdctrs/ctr_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         27.948    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 22.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.698     4.283    ttc/l1agen/tclk
    SLICE_X72Y220        FDRE                                         r  ttc/l1agen/tcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y220        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.342 r  ttc/l1agen/tcnt_reg[22]/Q
                         net (fo=2, routed)           0.104     4.446    ttc/l1agen/reg/rsync/s_d[22]
    SLICE_X70Y219        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.804     3.199    ttc/l1agen/reg/rsync/s_clk
    SLICE_X70Y219        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[22]/C
                         clock pessimism              1.173     4.372    
    SLICE_X70Y219        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.434    ttc/l1agen/reg/rsync/m_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/r_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.058ns (25.108%)  route 0.173ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.678ns (routing 0.001ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.678     4.263    ttc/l1agen/rng/rng/clk
    SLICE_X68Y218        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.321 r  ttc/l1agen/rng/rng/r_out_reg[10]/Q
                         net (fo=3, routed)           0.173     4.494    ttc/l1agen/rng/rng/fifo_9/din
    SLICE_X71Y217        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.834     3.229    ttc/l1agen/rng/rng/fifo_9/clk
    SLICE_X71Y217        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31/CLK
                         clock pessimism              1.173     4.402    
    SLICE_X71Y217        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     4.481    ttc/l1agen/rng/rng/fifo_9/bits_reg[31]_srl31
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/r_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.778%)  route 0.167ns (74.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.692ns (routing 0.001ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.001ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.692     4.277    ttc/l1agen/rng/rng/clk
    SLICE_X69Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.335 r  ttc/l1agen/rng/rng/r_out_reg[20]/Q
                         net (fo=3, routed)           0.167     4.502    ttc/l1agen/rng/rng/fifo_19/din
    SLICE_X71Y221        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.861     3.256    ttc/l1agen/rng/rng/fifo_19/clk
    SLICE_X71Y221        SRLC32E                                      r  ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31/CLK
                         clock pessimism              1.173     4.429    
    SLICE_X71Y221        SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.052     4.481    ttc/l1agen/rng/rng/fifo_19/bits_reg[31]_srl31
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/r_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.613%)  route 0.090ns (48.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.690ns (routing 0.001ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.001ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.690     4.275    ttc/l1agen/rng/rng/fifo_25/clk
    SLICE_X71Y217        FDRE                                         r  ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.335 r  ttc/l1agen/rng/rng/fifo_25/bits_reg[30]/Q
                         net (fo=5, routed)           0.066     4.401    ttc/l1agen/rng/rng/fifo_out_25
    SLICE_X70Y217        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.437 r  ttc/l1agen/rng/rng/r_out[30]_i_1/O
                         net (fo=1, routed)           0.024     4.461    ttc/l1agen/rng/rng/p_30_out[30]
    SLICE_X70Y217        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.806     3.201    ttc/l1agen/rng/rng/clk
    SLICE_X70Y217        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[30]/C
                         clock pessimism              1.173     4.374    
    SLICE_X70Y217        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.434    ttc/l1agen/rng/rng/r_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/rng/rng/r_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    4.288ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.703ns (routing 0.001ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.001ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.703     4.288    ttc/l1agen/rng/rng/fifo_24/clk
    SLICE_X71Y221        FDRE                                         r  ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y221        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.348 r  ttc/l1agen/rng/rng/fifo_24/bits_reg[29]/Q
                         net (fo=5, routed)           0.070     4.418    ttc/l1agen/rng/rng/fifo_out_24
    SLICE_X70Y221        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     4.440 r  ttc/l1agen/rng/rng/r_out[12]_i_1/O
                         net (fo=1, routed)           0.022     4.462    ttc/l1agen/rng/rng/p_30_out[12]
    SLICE_X70Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.806     3.201    ttc/l1agen/rng/rng/clk
    SLICE_X70Y221        FDRE                                         r  ttc/l1agen/rng/rng/r_out_reg[12]/C
                         clock pessimism              1.173     4.374    
    SLICE_X70Y221        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.434    ttc/l1agen/rng/rng/r_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.699ns (routing 0.001ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.699     4.284    ttc/l1agen/tclk
    SLICE_X72Y221        FDRE                                         r  ttc/l1agen/tcnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.342 r  ttc/l1agen/tcnt_reg[31]/Q
                         net (fo=2, routed)           0.112     4.454    ttc/l1agen/reg/rsync/s_d[31]
    SLICE_X70Y222        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.796     3.191    ttc/l1agen/reg/rsync/s_clk
    SLICE_X70Y222        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[31]/C
                         clock pessimism              1.173     4.364    
    SLICE_X70Y222        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.424    ttc/l1agen/reg/rsync/m_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/l1agen/tcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/l1agen/reg/rsync/m_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.682ns (routing 0.001ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.682     4.267    ttc/l1agen/tclk
    SLICE_X72Y218        FDRE                                         r  ttc/l1agen/tcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y218        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.325 r  ttc/l1agen/tcnt_reg[5]/Q
                         net (fo=2, routed)           0.137     4.462    ttc/l1agen/reg/rsync/s_d[5]
    SLICE_X73Y218        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.804     3.199    ttc/l1agen/reg/rsync/s_clk
    SLICE_X73Y218        FDRE                                         r  ttc/l1agen/reg/rsync/m_q_reg[5]/C
                         clock pessimism              1.173     4.372    
    SLICE_X73Y218        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.432    ttc/l1agen/reg/rsync/m_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ttc/hist/state_buf/d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/hist/state_buf/buf/ram_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Net Delay (Source):      0.442ns (routing 0.000ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.149     1.942    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.959 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.442     2.401    ttc/hist/state_buf/ttc_clk
    SLICE_X75Y214        FDRE                                         r  ttc/hist/state_buf/d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y214        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.440 r  ttc/hist/state_buf/d_reg[15]/Q
                         net (fo=1, routed)           0.072     2.512    ttc/hist/state_buf/buf/d[15]
    RAMB36_X5Y42         RAMB36E2                                     r  ttc/hist/state_buf/buf/ram_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.569     1.730    ttc/hist/state_buf/buf/wclk
    RAMB36_X5Y42         RAMB36E2                                     r  ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
                         clock pessimism              0.756     2.486    
    RAMB36_X5Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                     -0.005     2.481    ttc/hist/state_buf/buf/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ttc/ttccmd/sinerr_ctr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/reg/rsync/m_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.905%)  route 0.159ns (63.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -1.170ns
  Clock Net Delay (Source):      0.680ns (routing 0.001ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.001ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.680     4.265    ttc/ttccmd/clk
    SLICE_X75Y217        FDRE                                         r  ttc/ttccmd/sinerr_ctr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y217        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.323 r  ttc/ttccmd/sinerr_ctr_i_reg[9]/Q
                         net (fo=3, routed)           0.124     4.447    ttc/reg/d[3][9]
    SLICE_X77Y217        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     4.482 r  ttc/reg/rsync_i_24/O
                         net (fo=1, routed)           0.035     4.517    ttc/reg/rsync/s_d[9]
    SLICE_X77Y217        FDRE                                         r  ttc/reg/rsync/m_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.860     3.255    ttc/reg/rsync/s_clk
    SLICE_X77Y217        FDRE                                         r  ttc/reg/rsync/m_q_reg[9]/C
                         clock pessimism              1.170     4.425    
    SLICE_X77Y217        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.485    ttc/reg/rsync/m_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.485    
                         arrival time                           4.517    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/cmdctrs/reg/rsync/m_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    -1.173ns
  Clock Net Delay (Source):      0.673ns (routing 0.001ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.673     4.258    ttc/cmdctrs/reg/w_gen[0].wsync/s_clk
    SLICE_X63Y219        FDRE                                         r  ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.317 f  ttc/cmdctrs/reg/w_gen[0].wsync/s_q_reg[1]/Q
                         net (fo=97, routed)          0.085     4.402    ttc/cmdctrs/ctrl[0][1]
    SLICE_X62Y220        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     4.424 r  ttc/cmdctrs/reg_i_25/O
                         net (fo=1, routed)           0.024     4.448    ttc/cmdctrs/reg/rsync/s_d[7]
    SLICE_X62Y220        FDRE                                         r  ttc/cmdctrs/reg/rsync/m_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.788     3.183    ttc/cmdctrs/reg/rsync/s_clk
    SLICE_X62Y220        FDRE                                         r  ttc/cmdctrs/reg/rsync/m_q_reg[7]/C
                         clock pessimism              1.173     4.356    
    SLICE_X62Y220        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.416    ttc/cmdctrs/reg/rsync/m_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_extern
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ttc/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.000         25.000      23.000     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         25.000      23.710     BUFGCE_X0Y75   ttc/clocks/bufg_40/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         25.000      23.929     MMCM_X0Y3      ttc/clocks/mmcm/CLKOUT1
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[1].del/del_array_reg[21][0]_srl21/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[32][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[64][0]_srl32/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         25.000      23.936     SLICE_X71Y224  ttc/l1agen/rgen[2].del/del_array_reg[74][0]_srl10/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         25.000      23.936     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[128][0]_srl32/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         25.000      23.936     SLICE_X71Y223  ttc/l1agen/rgen[3].del/del_array_reg[139][0]_srl11/CLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_10/bits_reg[31]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_25/bits_reg[29]_srl29/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_27/bits_reg[28]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_28/bits_reg[31]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_31/bits_reg[31]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y217  ttc/l1agen/rng/rng/fifo_5/bits_reg[31]_srl31/CLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.000         12.500      11.500     MMCM_X0Y3      ttc/clocks/mmcm/PSCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y42   ttc/hist/state_buf/buf/ram_reg/CLKBWRCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y220  ttc/l1agen/rng/rng/fifo_0/bits_reg[31]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y221  ttc/l1agen/rng/rng/fifo_1/bits_reg[29]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y221  ttc/l1agen/rng/rng/fifo_11/bits_reg[31]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y220  ttc/l1agen/rng/rng/fifo_14/bits_reg[20]_srl20/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y221  ttc/l1agen/rng/rng/fifo_15/bits_reg[31]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         12.500      11.968     SLICE_X71Y220  ttc/l1agen/rng/rng/fifo_16/bits_reg[31]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_payload_extern
  To Clock:  clk_payload_extern

Setup :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.426ns (16.972%)  route 2.084ns (83.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.182ns = ( 10.348 - 4.167 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    -0.978ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.826ns (routing 0.988ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.593ns (routing 0.898ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.826     5.226    datapath/rgen[6].region/bunch/clk
    SLICE_X87Y459        FDRE                                         r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y459        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.306 r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/Q
                         net (fo=40, routed)          0.803     6.109    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[0]
    SLICE_X94Y449        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.232 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7/O
                         net (fo=1, routed)           0.665     6.897    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7_n_0
    SLICE_X89Y449        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     7.022 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_2/O
                         net (fo=2, routed)           0.567     7.589    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/last_play_cycle
    SLICE_X94Y445        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.687 r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_1/O
                         net (fo=1, routed)           0.049     7.736    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_1_n_0
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.593    10.348    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg/C
                         clock pessimism             -0.978     9.370    
                         clock uncertainty           -0.064     9.306    
    SLICE_X94Y445        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.331    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_reg
  -------------------------------------------------------------------
                         required time                          9.331    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.426ns (16.972%)  route 2.084ns (83.028%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.182ns = ( 10.348 - 4.167 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    -0.978ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.826ns (routing 0.988ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.593ns (routing 0.898ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.826     5.226    datapath/rgen[6].region/bunch/clk
    SLICE_X87Y459        FDRE                                         r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y459        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.306 r  datapath/rgen[6].region/bunch/pctr_i_reg[0]/Q
                         net (fo=40, routed)          0.803     6.109    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[0]
    SLICE_X94Y449        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.232 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7/O
                         net (fo=1, routed)           0.665     6.897    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_7_n_0
    SLICE_X89Y449        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     7.022 f  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_loop_i_2/O
                         net (fo=2, routed)           0.568     7.590    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/last_play_cycle
    SLICE_X94Y445        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     7.688 r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_i_1/O
                         net (fo=1, routed)           0.048     7.736    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_i_1_n_0
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.593    10.348    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X94Y445        FDRE                                         r  datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg/C
                         clock pessimism             -0.978     9.370    
                         clock uncertainty           -0.064     9.306    
    SLICE_X94Y445        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.331    datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/v_play_once_reg
  -------------------------------------------------------------------
                         required time                          9.331    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.340ns (15.448%)  route 1.861ns (84.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 10.075 - 4.167 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 0.988ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.898ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.666     5.066    datapath/rgen[16].region/bunch/clk
    SLICE_X7Y271         FDRE                                         r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y271         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.146 r  datapath/rgen[16].region/bunch/pctr_i_reg[3]/Q
                         net (fo=27, routed)          0.982     6.128    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/pctr[3]
    SLICE_X20Y269        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.263 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7/O
                         net (fo=1, routed)           0.254     6.517    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_7_n_0
    SLICE_X19Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.607 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word_d_i_1/O
                         net (fo=5, routed)           0.164     6.771    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/trig_word
    SLICE_X19Y267        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.806 r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.461     7.267    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr0
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.320    10.075    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/clk_p
    SLICE_X18Y270        FDRE                                         r  datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]/C
                         clock pessimism             -0.998     9.077    
                         clock uncertainty           -0.064     9.013    
    SLICE_X18Y270        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.939    datapath/rgen[16].region/bgen.buf_gen[1].cbuf_gen.buf/actr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.290ns (12.664%)  route 2.000ns (87.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 10.129 - 4.167 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.988ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.898ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.626     5.026    datapath/rgen[14].region/rst_delay/clk
    SLICE_X18Y399        FDRE                                         r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y399        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.103 r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/Q
                         net (fo=58, routed)          1.437     6.540    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/rst_p
    SLICE_X19Y408        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.664 f  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4/O
                         net (fo=1, routed)           0.133     6.797    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4_n_0
    SLICE_X19Y409        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.886 r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.430     7.316    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr0
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.374    10.129    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/clk_p
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]/C
                         clock pessimism             -0.998     9.131    
                         clock uncertainty           -0.064     9.068    
    SLICE_X17Y410        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     8.994    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.290ns (12.664%)  route 2.000ns (87.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 10.129 - 4.167 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    -0.998ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.988ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.898ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.626     5.026    datapath/rgen[14].region/rst_delay/clk
    SLICE_X18Y399        FDRE                                         r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y399        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.103 r  datapath/rgen[14].region/rst_delay/del_array_reg[13][0]/Q
                         net (fo=58, routed)          1.437     6.540    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/rst_p
    SLICE_X19Y408        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.664 f  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4/O
                         net (fo=1, routed)           0.133     6.797    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_4_n_0
    SLICE_X19Y409        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.886 r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr[9]_i_1/O
                         net (fo=10, routed)          0.430     7.316    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr0
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.374    10.129    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/clk_p
    SLICE_X17Y410        FDRE                                         r  datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]/C
                         clock pessimism             -0.998     9.131    
                         clock uncertainty           -0.064     9.068    
    SLICE_X17Y410        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     8.994    datapath/rgen[14].region/bgen.buf_gen[0].cbuf_gen.buf/actr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[5][2][data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[17].region/d_r_reg[2][data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    -0.941ns
  Clock Net Delay (Source):      2.408ns (routing 0.898ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.711ns (routing 0.988ns, distribution 1.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.408     5.997    payload/clk_p
    SLICE_X7Y218         FDRE                                         r  payload/gen[17].dr_reg[5][2][data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.055 r  payload/gen[17].dr_reg[5][2][data][11]/Q
                         net (fo=1, routed)           0.069     6.124    datapath/rgen[17].region/d[2][data][11]
    SLICE_X7Y217         FDRE                                         r  datapath/rgen[17].region/d_r_reg[2][data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.711     5.111    datapath/rgen[17].region/clk_p
    SLICE_X7Y217         FDRE                                         r  datapath/rgen[17].region/d_r_reg[2][data][11]/C
                         clock pessimism              0.941     6.052    
    SLICE_X7Y217         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.114    datapath/rgen[17].region/d_r_reg[2][data][11]
  -------------------------------------------------------------------
                         required time                         -6.114    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[11].dr_reg[5][3][data][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[11].region/d_r_reg[3][data][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Net Delay (Source):      2.468ns (routing 0.898ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.772ns (routing 0.988ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.468     6.057    payload/clk_p
    SLICE_X11Y589        FDRE                                         r  payload/gen[11].dr_reg[5][3][data][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y589        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.115 r  payload/gen[11].dr_reg[5][3][data][46]/Q
                         net (fo=1, routed)           0.113     6.228    datapath/rgen[11].region/d[3][data][46]
    SLICE_X10Y588        FDRE                                         r  datapath/rgen[11].region/d_r_reg[3][data][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.772     5.172    datapath/rgen[11].region/clk_p
    SLICE_X10Y588        FDRE                                         r  datapath/rgen[11].region/d_r_reg[3][data][46]/C
                         clock pessimism              0.986     6.158    
    SLICE_X10Y588        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.218    datapath/rgen[11].region/d_r_reg[3][data][46]
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.228    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[1][1][data][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[17].dr_reg[2][1][data][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.084ns
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    -0.996ns
  Clock Net Delay (Source):      2.382ns (routing 0.898ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.684ns (routing 0.988ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.382     5.971    payload/clk_p
    SLICE_X12Y227        FDRE                                         r  payload/gen[17].dr_reg[1][1][data][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.029 r  payload/gen[17].dr_reg[1][1][data][54]/Q
                         net (fo=1, routed)           0.121     6.150    payload/gen[17].dr_reg[1][1][data][54]
    SLICE_X13Y228        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.684     5.084    payload/clk_p
    SLICE_X13Y228        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][54]/C
                         clock pessimism              0.996     6.080    
    SLICE_X13Y228        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.140    payload/gen[17].dr_reg[2][1][data][54]
  -------------------------------------------------------------------
                         required time                         -6.140    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[17].dr_reg[1][1][data][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[17].dr_reg[2][1][data][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    5.969ns
    Clock Pessimism Removal (CPR):    -0.996ns
  Clock Net Delay (Source):      2.380ns (routing 0.898ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.680ns (routing 0.988ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.380     5.969    payload/clk_p
    SLICE_X12Y227        FDRE                                         r  payload/gen[17].dr_reg[1][1][data][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.027 r  payload/gen[17].dr_reg[1][1][data][49]/Q
                         net (fo=1, routed)           0.119     6.146    payload/gen[17].dr_reg[1][1][data][49]
    SLICE_X14Y226        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.680     5.080    payload/clk_p
    SLICE_X14Y226        FDRE                                         r  payload/gen[17].dr_reg[2][1][data][49]/C
                         clock pessimism              0.996     6.076    
    SLICE_X14Y226        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.136    payload/gen[17].dr_reg[2][1][data][49]
  -------------------------------------------------------------------
                         required time                         -6.136    
                         arrival time                           6.146    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[13].dr_reg[1][3][data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[13].dr_reg[2][3][data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Net Delay (Source):      2.397ns (routing 0.898ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.698ns (routing 0.988ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.397     5.986    payload/clk_p
    SLICE_X12Y456        FDRE                                         r  payload/gen[13].dr_reg[1][3][data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y456        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.044 r  payload/gen[13].dr_reg[1][3][data][30]/Q
                         net (fo=1, routed)           0.119     6.163    payload/gen[13].dr_reg[1][3][data][30]
    SLICE_X14Y458        FDRE                                         r  payload/gen[13].dr_reg[2][3][data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.698     5.098    payload/clk_p
    SLICE_X14Y458        FDRE                                         r  payload/gen[13].dr_reg[2][3][data][30]/C
                         clock pessimism              0.995     6.093    
    SLICE_X14Y458        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.153    payload/gen[13].dr_reg[2][3][data][30]
  -------------------------------------------------------------------
                         required time                         -6.153    
                         arrival time                           6.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[6].dr_reg[1][1][data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[6].dr_reg[2][1][data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.978ns
  Clock Net Delay (Source):      2.554ns (routing 0.898ns, distribution 1.656ns)
  Clock Net Delay (Destination): 2.861ns (routing 0.988ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.554     6.143    payload/clk_p
    SLICE_X92Y449        FDRE                                         r  payload/gen[6].dr_reg[1][1][data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y449        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     6.202 r  payload/gen[6].dr_reg[1][1][data][2]/Q
                         net (fo=1, routed)           0.108     6.310    payload/gen[6].dr_reg[1][1][data][2]
    SLICE_X91Y448        FDRE                                         r  payload/gen[6].dr_reg[2][1][data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.861     5.261    payload/clk_p
    SLICE_X91Y448        FDRE                                         r  payload/gen[6].dr_reg[2][1][data][2]/C
                         clock pessimism              0.978     6.239    
    SLICE_X91Y448        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.299    payload/gen[6].dr_reg[2][1][data][2]
  -------------------------------------------------------------------
                         required time                         -6.299    
                         arrival time                           6.310    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 payload/gen[15].dr_reg[5][0][data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[15].region/d_r_reg[0][data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.803%)  route 0.104ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    -1.002ns
  Clock Net Delay (Source):      2.319ns (routing 0.898ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.595ns (routing 0.988ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.319     5.908    payload/clk_p
    SLICE_X16Y325        FDRE                                         r  payload/gen[15].dr_reg[5][0][data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y325        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.966 r  payload/gen[15].dr_reg[5][0][data][18]/Q
                         net (fo=1, routed)           0.104     6.070    datapath/rgen[15].region/d[0][data][18]
    SLICE_X15Y324        FDRE                                         r  datapath/rgen[15].region/d_r_reg[0][data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.595     4.995    datapath/rgen[15].region/clk_p
    SLICE_X15Y324        FDRE                                         r  datapath/rgen[15].region/d_r_reg[0][data][18]/C
                         clock pessimism              1.002     5.997    
    SLICE_X15Y324        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.059    datapath/rgen[15].region/d_r_reg[0][data][18]
  -------------------------------------------------------------------
                         required time                         -6.059    
                         arrival time                           6.070    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[0].dr_reg[1][2][data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[0].dr_reg[2][2][data][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.180%)  route 0.098ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.272ns
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Net Delay (Source):      2.571ns (routing 0.898ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.872ns (routing 0.988ns, distribution 1.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.571     6.160    payload/clk_p
    SLICE_X91Y103        FDRE                                         r  payload/gen[0].dr_reg[1][2][data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.218 r  payload/gen[0].dr_reg[1][2][data][25]/Q
                         net (fo=1, routed)           0.098     6.316    payload/gen[0].dr_reg[1][2][data][25]
    SLICE_X92Y104        FDRE                                         r  payload/gen[0].dr_reg[2][2][data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.872     5.272    payload/clk_p
    SLICE_X92Y104        FDRE                                         r  payload/gen[0].dr_reg[2][2][data][25]/C
                         clock pessimism              0.970     6.242    
    SLICE_X92Y104        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     6.304    payload/gen[0].dr_reg[2][2][data][25]
  -------------------------------------------------------------------
                         required time                         -6.304    
                         arrival time                           6.316    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[4].dr_reg[5][1][data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/rgen[4].region/d_r_reg[1][data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.061ns (36.095%)  route 0.108ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    6.082ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Net Delay (Source):      2.493ns (routing 0.898ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.793ns (routing 0.988ns, distribution 1.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.493     6.082    payload/clk_p
    SLICE_X92Y328        FDRE                                         r  payload/gen[4].dr_reg[5][1][data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y328        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     6.143 r  payload/gen[4].dr_reg[5][1][data][6]/Q
                         net (fo=1, routed)           0.108     6.251    datapath/rgen[4].region/d[1][data][6]
    SLICE_X91Y326        FDRE                                         r  datapath/rgen[4].region/d_r_reg[1][data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.793     5.193    datapath/rgen[4].region/clk_p
    SLICE_X91Y326        FDRE                                         r  datapath/rgen[4].region/d_r_reg[1][data][6]/C
                         clock pessimism              0.986     6.179    
    SLICE_X91Y326        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.239    datapath/rgen[4].region/d_r_reg[1][data][6]
  -------------------------------------------------------------------
                         required time                         -6.239    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 payload/gen[5].dr_reg[1][2][data][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            payload/gen[5].dr_reg[2][2][data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.059ns (37.820%)  route 0.097ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    -0.982ns
  Clock Net Delay (Source):      2.533ns (routing 0.898ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.822ns (routing 0.988ns, distribution 1.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     3.565    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.589 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.533     6.122    payload/clk_p
    SLICE_X91Y390        FDRE                                         r  payload/gen[5].dr_reg[1][2][data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y390        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.181 r  payload/gen[5].dr_reg[1][2][data][29]/Q
                         net (fo=1, routed)           0.097     6.278    payload/gen[5].dr_reg[1][2][data][29]
    SLICE_X90Y390        FDRE                                         r  payload/gen[5].dr_reg[2][2][data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.822     5.222    payload/clk_p
    SLICE_X90Y390        FDRE                                         r  payload/gen[5].dr_reg[2][2][data][29]/C
                         clock pessimism              0.982     6.204    
    SLICE_X90Y390        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.266    payload/gen[5].dr_reg[2][2][data][29]
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.278    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_payload_extern
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { ttc/clocks/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y183  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X0Y140  datapath/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y145  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y182  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y146  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y184  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y147  datapath/rgen[5].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X1Y185  datapath/rgen[13].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.167       2.598      RAMB18_X7Y206  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y248  datapath/rgen[9].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y100  datapath/rgen[3].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y58   datapath/rgen[1].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y38   datapath/rgen[0].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y191  datapath/rgen[13].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y41   datapath/rgen[0].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y40   datapath/rgen[0].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y42   datapath/rgen[0].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y34   datapath/rgen[0].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y37   datapath/rgen[0].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y106  datapath/rgen[3].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y207  datapath/rgen[7].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X0Y235  datapath/rgen[11].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y66   datapath/rgen[1].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X6Y66   datapath/rgen[1].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y36   datapath/rgen[0].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X1Y223  datapath/rgen[11].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X1Y179  datapath/rgen[13].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.083       1.541      RAMB18_X7Y59   datapath/rgen[1].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk
  To Clock:  pcie_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.313ns (16.587%)  route 1.574ns (83.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.588     1.168    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y5          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.246 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[2]/Q
                         net (fo=9, routed)           0.269     1.515    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_29_in
    SLICE_X100Y7         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     1.661 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_3/O
                         net (fo=20, routed)          0.432     2.093    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_3_n_0
    SLICE_X101Y5         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.182 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store[15]_i_1/O
                         net (fo=16, routed)          0.873     3.055    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store[15]_i_1_n_0
    SLICE_X101Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X101Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X101Y4         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.977    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[11]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[13]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[16]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[1]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.614ns (33.552%)  route 1.216ns (66.448%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.442     2.988    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.479    10.821    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[8]/C
                         clock pessimism              0.244    11.064    
                         clock uncertainty           -0.035    11.029    
    SLICE_X97Y9          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    10.955    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.614ns (34.670%)  route 1.157ns (65.330%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.383     2.929    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X96Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.478    10.820    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X96Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[12]/C
                         clock pessimism              0.244    11.063    
                         clock uncertainty           -0.035    11.028    
    SLICE_X96Y9          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    10.954    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.614ns (34.670%)  route 1.157ns (65.330%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.578     1.158    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.238 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=4, routed)           0.196     1.434    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X98Y9          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.592 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=2, routed)           0.223     1.815    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X98Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.905 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16/O
                         net (fo=1, routed)           0.053     1.958    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_16_n_0
    SLICE_X98Y9          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.095 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_7/O
                         net (fo=8, routed)           0.302     2.397    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[14]_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     2.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.383     2.929    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X96Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.478    10.820    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X96Y9          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[17]/C
                         clock pessimism              0.244    11.063    
                         clock uncertainty           -0.035    11.028    
    SLICE_X96Y9          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    10.954    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wait_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.641ns (33.473%)  route 1.274ns (66.527%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.568     1.148    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y7         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y7         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.227 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[6]/Q
                         net (fo=11, routed)          0.339     1.566    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_25_in
    SLICE_X101Y6         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.662 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_6/O
                         net (fo=3, routed)           0.178     1.840    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_6_n_0
    SLICE_X101Y6         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.990 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_4/O
                         net (fo=3, routed)           0.175     2.165    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_4_n_0
    SLICE_X101Y7         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     2.323 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_2/O
                         net (fo=8, routed)           0.295     2.618    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_2_n_0
    SLICE_X101Y8         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.776 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[24]_i_1/O
                         net (fo=1, routed)           0.287     3.063    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state[24]
    SLICE_X101Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X101Y8         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/C
                         clock pessimism              0.287    11.116    
                         clock uncertainty           -0.035    11.080    
    SLICE_X101Y8         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.105    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.489ns (routing 0.001ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.002ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.489     0.831    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X102Y1         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     0.889 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[9]/Q
                         net (fo=1, routed)           0.081     0.970    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di[9]
    SLICE_X104Y1         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.555     1.135    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X104Y1         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[9]/C
                         clock pessimism             -0.244     0.892    
    SLICE_X104Y1         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     0.954    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.480ns (routing 0.001ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.480     0.822    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X101Y0         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y0         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.881 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[5]/Q
                         net (fo=1, routed)           0.115     0.996    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di[5]
    SLICE_X104Y0         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.582     1.162    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X104Y0         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[5]/C
                         clock pessimism             -0.244     0.919    
    SLICE_X104Y0         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     0.979    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.489ns (routing 0.001ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.489     0.831    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X102Y3         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y3         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.892 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[40]/Q
                         net (fo=3, routed)           0.110     1.002    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[8]
    SLICE_X101Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.585     1.165    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X101Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/C
                         clock pessimism             -0.244     0.922    
    SLICE_X101Y4         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.984    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.620 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[6]/Q
                         net (fo=1, routed)           0.033     0.653    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O0[38]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.370     0.776    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[38]/C
                         clock pessimism             -0.190     0.587    
    SLICE_X103Y4         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.634    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.058ns (47.154%)  route 0.065ns (52.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      0.485ns (routing 0.001ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.002ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.485     0.827    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y3          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.885 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[2]/Q
                         net (fo=1, routed)           0.065     0.950    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[47]_0[2]
    SLICE_X99Y2          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.576     1.156    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X99Y2          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[34]/C
                         clock pessimism             -0.288     0.868    
    SLICE_X99Y2          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     0.930    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_msk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.487ns (routing 0.001ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.002ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487     0.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X100Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_msk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     0.887 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_msk_reg[7]/Q
                         net (fo=1, routed)           0.108     0.995    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_msk_reg_n_0_[7]
    SLICE_X99Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.576     1.156    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[7]/C
                         clock pessimism             -0.244     0.913    
    SLICE_X99Y3          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.975    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.620 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/do_r_reg[9]/Q
                         net (fo=1, routed)           0.034     0.654    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O0[41]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.370     0.776    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X103Y4         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[41]/C
                         clock pessimism             -0.190     0.587    
    SLICE_X103Y4         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.634    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DO_USR_O_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.485ns (routing 0.001ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.002ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.485     0.827    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y3          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.886 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[9]/Q
                         net (fo=1, routed)           0.107     0.993    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[47]_0[9]
    SLICE_X100Y2         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.574     1.154    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X100Y2         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[41]/C
                         clock pessimism             -0.244     0.911    
    SLICE_X100Y2         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.973    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.065%)  route 0.125ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.481ns (routing 0.001ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.481     0.823    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X99Y0          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y0          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.882 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di_reg[2]/Q
                         net (fo=1, routed)           0.125     1.007    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/di[2]
    SLICE_X104Y0         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.582     1.162    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X104Y0         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[2]/C
                         clock pessimism             -0.244     0.919    
    SLICE_X104Y0         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.981    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/DI_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/daddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      0.481ns (routing 0.001ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.002ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099     0.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.481     0.823    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y4          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/daddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y4          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.882 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/daddr_reg[3]/Q
                         net (fo=1, routed)           0.075     0.957    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[27]_1[2]
    SLICE_X99Y2          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.576     1.156    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X99Y2          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[23]/C
                         clock pessimism             -0.288     0.868    
    SLICE_X99Y2          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.930    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y0   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.290         10.000      8.710      BUFG_GT_X1Y2        infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRLC32E/CLK           n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y0   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y0   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y0   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y0   infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X102Y9        infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.079ns (6.444%)  route 1.147ns (93.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 0.861ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.784ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.221     2.464    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.543 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/Q
                         net (fo=9, routed)           1.147     3.690    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.984     6.197    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty           -0.046     6.151    
    SLICE_X96Y7          FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.176    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.081ns (7.137%)  route 1.054ns (92.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 6.165 - 4.000 ) 
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.861ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.766ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.172     2.415    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X92Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y18         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.496 r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           1.054     3.550    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.952     6.165    infra/dma/xdma/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     6.165    
                         clock uncertainty           -0.046     6.119    
    SLICE_X93Y18         FDPE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.144    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.080ns (7.240%)  route 1.025ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.861ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.784ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.215     2.458    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X93Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.538 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/Q
                         net (fo=15, routed)          1.025     3.563    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.984     6.197    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty           -0.046     6.151    
    SLICE_X96Y7          FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.176    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.080ns (9.368%)  route 0.774ns (90.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.861ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.784ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.213     2.456    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X95Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.536 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/Q
                         net (fo=27, routed)          0.774     3.310    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.984     6.197    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty           -0.046     6.151    
    SLICE_X96Y7          FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.176    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.079ns (9.394%)  route 0.762ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.861ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.784ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.215     2.458    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X93Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.537 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/Q
                         net (fo=26, routed)          0.762     3.299    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.984     6.197    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty           -0.046     6.151    
    SLICE_X96Y7          FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.176    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.080ns (11.315%)  route 0.627ns (88.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 0.861ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.784ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.221     2.464    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.544 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/Q
                         net (fo=3, routed)           0.627     3.171    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.984     6.197    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty           -0.046     6.151    
    SLICE_X96Y7          FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.176    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.081ns (12.273%)  route 0.579ns (87.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 6.148 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.784ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.579     3.109    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.935     6.148    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.046     6.102    
    SLICE_X92Y26         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.127    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/intr_msix_addr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIXADDRESS[53]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.154ns (5.538%)  route 2.627ns (94.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 6.111 - 4.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 0.861ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.784ns, distribution 1.114ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.191     2.434    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/user_clk
    SLICE_X92Y52         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/intr_msix_addr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.515 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/intr_msix_addr_reg[53]/Q
                         net (fo=1, routed)           0.862     3.377    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_dma_out\\.cfg_interrupt_msix_address[53]
    SLICE_X75Y0          LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.450 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_ctl/pcie_dma_out\\.cfg_interrupt_msix_address[53]_hold_fix/O
                         net (fo=1, routed)           1.765     5.215    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_dma_out\\.cfg_interrupt_msix_address[53]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIXADDRESS[53]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.898    10.111    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000    10.111    
                         clock uncertainty           -0.046    10.065    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_CFGINTERRUPTMSIXADDRESS[53])
                                                     -0.078     9.987    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[1]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.149ns (6.112%)  route 2.289ns (93.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 6.111 - 4.000 ) 
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.175ns (routing 0.861ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.784ns, distribution 1.114ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.175     2.418    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X92Y38         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.499 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[1]/Q
                         net (fo=1, routed)           1.122     3.621    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[1]
    SLICE_X74Y0          LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.689 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[1]_hold_fix/O
                         net (fo=1, routed)           1.167     4.856    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_dma_out\\.cfg_interrupt_msi_int[1]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[1]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.898    10.111    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000    10.111    
                         clock uncertainty           -0.046    10.065    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[1])
                                                     -0.310     9.755    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[21]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.215ns (7.870%)  route 2.517ns (92.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 6.111 - 4.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.861ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.784ns, distribution 1.114ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.168     2.411    infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X81Y39         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.490 r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=4, routed)           0.714     3.204    infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq\\.tready[0]
    SLICE_X64Y0          LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.340 r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq\\.tready[0]_hold_fix/O
                         net (fo=20, routed)          1.803     5.143    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_cq\\.tready[0]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[21]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.898    10.111    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000    10.111    
                         clock uncertainty           -0.046    10.065    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MAXISCQTREADY[21])
                                                      0.046    10.111    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         10.111    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  4.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[27]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.092ns (11.631%)  route 0.699ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.778ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.917     2.130    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X89Y27         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.188 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[93]/Q
                         net (fo=1, routed)           0.188     2.376    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[81]
    SLICE_X76Y27         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     2.410 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[81]_hold_fix/O
                         net (fo=1, routed)           0.511     2.921    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/Head_reg[128]_0[81]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[27]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTUSER[27])
                                                      0.514     2.892    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[50]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.091ns (11.057%)  route 0.732ns (88.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.778ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.908     2.121    infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X85Y30         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.180 r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.206     2.386    infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc\\.tdata[50]
    SLICE_X74Y30         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     2.418 r  infra/dma/xdma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc\\.tdata[50]_hold_fix/O
                         net (fo=1, routed)           0.526     2.944    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/m_axis_cc\\.tdata[50]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[50]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISCCTDATA[50])
                                                      0.503     2.881    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[20]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.061ns (14.088%)  route 0.372ns (85.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.471ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.526ns, distribution 0.808ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.198     1.344    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X92Y39         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y39         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.383 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[20]/Q
                         net (fo=1, routed)           0.161     1.544    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[20]
    SLICE_X76Y39         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.566 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[20]_hold_fix/O
                         net (fo=1, routed)           0.211     1.777    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_dma_out\\.cfg_interrupt_msi_int[20]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[20]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.334     1.501    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.501    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[20])
                                                      0.210     1.711    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[27]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.117ns (19.697%)  route 0.477ns (80.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.778ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.926     2.139    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X90Y38         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.200 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[27]/Q
                         net (fo=1, routed)           0.180     2.380    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[27]
    SLICE_X76Y38         LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     2.436 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[27]_hold_fix/O
                         net (fo=1, routed)           0.297     2.733    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_dma_out\\.cfg_interrupt_msi_int[27]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[27]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[27])
                                                      0.286     2.664    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[29]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.121ns (16.005%)  route 0.635ns (83.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.778ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.931     2.144    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X89Y40         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.204 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/Q
                         net (fo=1, routed)           0.314     2.518    infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[29]
    SLICE_X68Y40         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.061     2.579 r  infra/dma/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/pcie_dma_out\\.cfg_interrupt_msi_int[29]_hold_fix/O
                         net (fo=1, routed)           0.321     2.900    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_dma_out\\.cfg_interrupt_msi_int[29]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[29]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[29])
                                                      0.450     2.828    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[4]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.149ns (17.717%)  route 0.692ns (82.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.778ns, distribution 1.145ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.923     2.136    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X89Y29         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.194 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[70]/Q
                         net (fo=1, routed)           0.221     2.415    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[70]
    SLICE_X75Y29         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.091     2.506 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[70]_hold_fix/O
                         net (fo=1, routed)           0.471     2.977    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/Head_reg[128]_0[70]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[4]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTUSER[4])
                                                      0.525     2.903    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[36]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.059ns (7.152%)  route 0.766ns (92.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.778ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.913     2.126    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X84Y37         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.185 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[36]/Q
                         net (fo=1, routed)           0.766     2.951    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_rq_tdata[36]
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[36]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTDATA[36])
                                                      0.495     2.873    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[56]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.058ns (7.099%)  route 0.759ns (92.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.778ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.913     2.126    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X86Y28         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.184 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[56]/Q
                         net (fo=1, routed)           0.759     2.943    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_rq_tdata[56]
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[56]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTDATA[56])
                                                      0.487     2.865    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[1]
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.113ns (13.341%)  route 0.734ns (86.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.778ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.863ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.917     2.130    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X89Y27         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.188 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[67]/Q
                         net (fo=1, routed)           0.185     2.373    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[67]
    SLICE_X76Y27         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     2.428 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[128]_0[67]_hold_fix/O
                         net (fo=1, routed)           0.549     2.977    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/Head_reg[128]_0[67]_hold_fix_1_alias
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTUSER[1]
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     2.378    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTUSER[1])
                                                      0.517     2.895    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.060ns (15.190%)  route 0.335ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.778ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.863ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.957     2.170    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.230 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.335     2.565    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.177     2.420    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y26         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/C
                         clock pessimism              0.000     2.420    
    SLICE_X92Y26         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.482    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.725ns  (logic 0.902ns (52.290%)  route 0.823ns (47.710%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.778ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUMVLD1)
                                                      0.666     7.044 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUMVLD1
                         net (fo=4, routed)           0.578     7.622    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num_vld1
    SLICE_X91Y8          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.768 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.196     7.964    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X92Y6          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     8.054 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_1/O
                         net (fo=1, routed)           0.049     8.103    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[11]
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.947    10.160    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/C
                         clock pessimism              0.000    10.160    
                         clock uncertainty           -0.046    10.114    
    SLICE_X92Y6          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.139    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.715ns  (logic 0.936ns (54.577%)  route 0.779ns (45.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.778ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUMVLD1)
                                                      0.666     7.044 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUMVLD1
                         net (fo=4, routed)           0.578     7.622    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num_vld1
    SLICE_X91Y8          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.768 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.153     7.921    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X92Y6          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.045 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[8]_i_1/O
                         net (fo=1, routed)           0.048     8.093    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[8]
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.947    10.160    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/C
                         clock pessimism              0.000    10.160    
                         clock uncertainty           -0.046    10.114    
    SLICE_X92Y6          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.139    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.535ns  (logic 0.079ns (5.147%)  route 1.456ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 10.167 - 8.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 6.451 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.208ns (routing 0.846ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.778ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         2.208     6.451    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.530 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         1.456     7.986    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X93Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.954    10.167    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X93Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/C
                         clock pessimism              0.000    10.167    
                         clock uncertainty           -0.046    10.121    
    SLICE_X93Y29         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    10.047    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.535ns  (logic 0.079ns (5.147%)  route 1.456ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 10.167 - 8.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 6.451 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.208ns (routing 0.846ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.778ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         2.208     6.451    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.530 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         1.456     7.986    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X93Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.954    10.167    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X93Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/C
                         clock pessimism              0.000    10.167    
                         clock uncertainty           -0.046    10.121    
    SLICE_X93Y29         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    10.047    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.692ns  (logic 0.948ns (56.028%)  route 0.744ns (43.972%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 10.159 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.778ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     7.067 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.564     7.631    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X91Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.767 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.130     7.897    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X92Y8          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.020 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[4]_i_1/O
                         net (fo=1, routed)           0.050     8.070    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[4]
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.946    10.159    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/C
                         clock pessimism              0.000    10.159    
                         clock uncertainty           -0.046    10.113    
    SLICE_X92Y8          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.138    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.688ns  (logic 0.862ns (51.066%)  route 0.826ns (48.934%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.778ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUMVLD1)
                                                      0.666     7.044 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUMVLD1
                         net (fo=4, routed)           0.578     7.622    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num_vld1
    SLICE_X91Y8          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.768 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.198     7.966    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X92Y6          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     8.016 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[10]_i_1/O
                         net (fo=1, routed)           0.050     8.066    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[10]
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.947    10.160    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y6          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/C
                         clock pessimism              0.000    10.160    
                         clock uncertainty           -0.046    10.114    
    SLICE_X92Y6          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.139    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.669ns  (logic 0.804ns (48.173%)  route 0.865ns (51.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 10.155 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.778ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[0])
                                                      0.681     7.059 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[0]
                         net (fo=15, routed)          0.815     7.874    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[0]
    SLICE_X91Y9          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.997 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[13]_i_1/O
                         net (fo=1, routed)           0.050     8.047    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[13]
    SLICE_X91Y9          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.942    10.155    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X91Y9          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[13]/C
                         clock pessimism              0.000    10.155    
                         clock uncertainty           -0.046    10.109    
    SLICE_X91Y9          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.134    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.660ns  (logic 0.900ns (54.217%)  route 0.760ns (45.783%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.778ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUMVLD1)
                                                      0.666     7.044 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUMVLD1
                         net (fo=4, routed)           0.578     7.622    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num_vld1
    SLICE_X91Y8          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.768 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.132     7.900    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X92Y7          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.988 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[9]_i_1/O
                         net (fo=1, routed)           0.050     8.038    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[9]
    SLICE_X92Y7          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.947    10.160    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y7          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/C
                         clock pessimism              0.000    10.160    
                         clock uncertainty           -0.046    10.114    
    SLICE_X92Y7          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.139    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.659ns  (logic 0.922ns (55.576%)  route 0.737ns (44.424%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 10.161 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.778ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     7.067 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.564     7.631    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X91Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.767 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.122     7.889    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X92Y8          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     7.986 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[6]_i_1/O
                         net (fo=1, routed)           0.051     8.037    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[6]
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.948    10.161    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/C
                         clock pessimism              0.000    10.161    
                         clock uncertainty           -0.046    10.115    
    SLICE_X92Y8          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.140    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.655ns  (logic 0.876ns (52.931%)  route 0.779ns (47.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 10.159 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.778ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     6.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     7.067 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.564     7.631    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X91Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.767 f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.166     7.933    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X92Y8          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     7.984 r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[5]_i_1/O
                         net (fo=1, routed)           0.049     8.033    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[5]
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.946    10.159    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y8          FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/C
                         clock pessimism              0.000    10.159    
                         clock uncertainty           -0.046    10.113    
    SLICE_X92Y8          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.138    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  2.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.077ns (23.988%)  route 0.244ns (76.012%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.471ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.522ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.229     1.375    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.414 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][2]/Q
                         net (fo=1, routed)           0.071     1.485    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3]_12[2]
    SLICE_X93Y5          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.499 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_5/O
                         net (fo=1, routed)           0.007     1.506    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_5_n_0
    SLICE_X93Y5          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.516 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.150     1.666    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]_i_2_n_0
    SLICE_X94Y7          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.680 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1/O
                         net (fo=1, routed)           0.016     1.696    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1_n_0
    SLICE_X94Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.380     1.547    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X94Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/C
                         clock pessimism              0.000     1.547    
    SLICE_X94Y7          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.593    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][6]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.086ns (26.959%)  route 0.233ns (73.041%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.471ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.522ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.232     1.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X95Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.418 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][6]/Q
                         net (fo=1, routed)           0.076     1.494    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7]_8[6]
    SLICE_X95Y4          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.516 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_6/O
                         net (fo=1, routed)           0.008     1.524    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_6_n_0
    SLICE_X95Y4          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     1.534 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.132     1.666    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2_n_0
    SLICE_X95Y7          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.680 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1/O
                         net (fo=1, routed)           0.017     1.697    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1_n_0
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.380     1.547    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/C
                         clock pessimism              0.000     1.547    
    SLICE_X95Y7          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.593    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.059ns (13.501%)  route 0.378ns (86.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.784ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.861ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.979     2.192    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.251 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/Q
                         net (fo=3, routed)           0.378     2.629    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.220     2.463    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/C
                         clock pessimism              0.000     2.463    
    SLICE_X96Y8          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.523    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.067ns (20.365%)  route 0.262ns (79.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.221ns (routing 0.471ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.522ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.221     1.367    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][1]/Q
                         net (fo=1, routed)           0.094     1.500    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14]_1[1]
    SLICE_X94Y6          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.514 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_4/O
                         net (fo=1, routed)           0.152     1.666    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_4_n_0
    SLICE_X94Y6          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.680 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1/O
                         net (fo=1, routed)           0.016     1.696    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1_n_0
    SLICE_X94Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.376     1.543    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X94Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/C
                         clock pessimism              0.000     1.543    
    SLICE_X94Y6          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.589    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.125ns (38.700%)  route 0.198ns (61.300%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.471ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.522ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.232     1.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.417 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][0]/Q
                         net (fo=1, routed)           0.066     1.483    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1]_14[0]
    SLICE_X94Y5          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     1.524 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_5/O
                         net (fo=1, routed)           0.007     1.531    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_5_n_0
    SLICE_X94Y5          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.541 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.108     1.649    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]_i_2_n_0
    SLICE_X94Y6          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.684 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1/O
                         net (fo=1, routed)           0.017     1.701    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1_n_0
    SLICE_X94Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.376     1.543    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X94Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/C
                         clock pessimism              0.000     1.543    
    SLICE_X94Y6          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.589    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.058ns (12.832%)  route 0.394ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.784ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.861ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.979     2.192    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/Q
                         net (fo=21, routed)          0.394     2.644    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.220     2.463    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/C
                         clock pessimism              0.000     2.463    
    SLICE_X96Y8          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.525    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.059ns (12.826%)  route 0.401ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.784ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.861ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.979     2.192    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.251 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/Q
                         net (fo=24, routed)          0.401     2.652    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.220     2.463    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/C
                         clock pessimism              0.000     2.463    
    SLICE_X96Y8          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.525    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.097ns (26.722%)  route 0.266ns (73.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.471ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.522ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.229     1.375    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.414 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/Q
                         net (fo=1, routed)           0.109     1.523    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13]_2[3]
    SLICE_X95Y7          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.546 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4/O
                         net (fo=1, routed)           0.141     1.687    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4_n_0
    SLICE_X95Y7          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.722 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1/O
                         net (fo=1, routed)           0.016     1.738    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1_n_0
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.380     1.547    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/C
                         clock pessimism              0.000     1.547    
    SLICE_X95Y7          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.593    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.041ns (10.354%)  route 0.355ns (89.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.471ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.522ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.224     1.370    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X96Y6          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y6          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.411 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/Q
                         net (fo=22, routed)          0.355     1.766    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.382     1.549    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/C
                         clock pessimism              0.000     1.549    
    SLICE_X96Y8          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.595    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_fc_nph_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.416ns (83.702%)  route 0.081ns (16.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.471ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.522ns, distribution 0.836ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.180     1.326    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGFCNPH[2])
                                                      0.416     1.742 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGFCNPH[2]
                         net (fo=1, routed)           0.081     1.823    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.cfg_fc_nph[2]
    SLICE_X92Y22         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_fc_nph_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.358     1.525    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X92Y22         FDRE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_fc_nph_ff_reg[2]/C
                         clock pessimism              0.000     1.525    
    SLICE_X92Y22         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.571    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_fc_nph_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk160s_u_1
  To Clock:  clk_40_pseudo

Setup :            0  Failing Endpoints,  Worst Slack        5.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_e]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.490ns  (logic 0.081ns (16.531%)  route 0.409ns (83.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.044ns = ( 23.794 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    23.794    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    23.875 r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/Q
                         net (fo=1, routed)           0.409    24.284    ttc/ttccmd/ttc_info_sclk[brc_e]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_e]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_e]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_e]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.284    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_strobe]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.475ns  (logic 0.079ns (16.632%)  route 0.396ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    5.037ns = ( 23.787 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.001ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.197    23.787    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y229        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y229        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    23.866 r  ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/Q
                         net (fo=1, routed)           0.396    24.262    ttc/ttccmd/ttc_info_sclk[brc_strobe]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_strobe]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.689    30.596    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_strobe]/C
                         clock pessimism             -1.099    29.497    
                         clock uncertainty           -0.198    29.299    
    SLICE_X75Y227        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    29.324    ttc/ttccmd/ttc_info_reg[brc_strobe]
  -------------------------------------------------------------------
                         required time                         29.324    
                         arrival time                         -24.262    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.444ns  (logic 0.079ns (17.793%)  route 0.365ns (82.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 23.805 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.215    23.805    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    23.884 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/Q
                         net (fo=1, routed)           0.365    24.249    ttc/ttccmd/ttc_info_sclk[brc_d4][2]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_d4][2]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.249    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.044ns = ( 23.794 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    23.794    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    23.873 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/Q
                         net (fo=1, routed)           0.360    24.233    ttc/ttccmd/ttc_info_sclk[brc_d4][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_d4][0]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.427ns  (logic 0.081ns (18.970%)  route 0.346ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 23.805 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.215    23.805    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    23.886 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/Q
                         net (fo=1, routed)           0.346    24.232    ttc/ttccmd/ttc_info_sclk[brc_d4][3]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_d4][3]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.232    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.428ns  (logic 0.079ns (18.458%)  route 0.349ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    5.044ns = ( 23.794 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.001ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    23.794    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    23.873 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/Q
                         net (fo=1, routed)           0.349    24.222    ttc/ttccmd/ttc_info_sclk[brc_d4][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.689    30.596    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/C
                         clock pessimism             -1.099    29.497    
                         clock uncertainty           -0.198    29.299    
    SLICE_X75Y227        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    29.324    ttc/ttccmd/ttc_info_reg[brc_d4][1]
  -------------------------------------------------------------------
                         required time                         29.324    
                         arrival time                         -24.222    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[l1accept]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.422ns  (logic 0.079ns (18.720%)  route 0.343ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 30.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 23.781 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.171ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.686ns (routing 0.001ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.191    23.781    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y227        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.860 r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/Q
                         net (fo=1, routed)           0.343    24.203    ttc/ttccmd/ttc_info_sclk[l1accept]
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.686    30.593    ttc/ttccmd/clk
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/C
                         clock pessimism             -1.099    29.494    
                         clock uncertainty           -0.198    29.296    
    SLICE_X75Y226        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    29.321    ttc/ttccmd/ttc_info_reg[l1accept]
  -------------------------------------------------------------------
                         required time                         29.321    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.400ns  (logic 0.081ns (20.250%)  route 0.319ns (79.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.044ns = ( 23.794 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    23.794    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    23.875 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/Q
                         net (fo=1, routed)           0.319    24.194    ttc/ttccmd/ttc_info_sclk[brc_t2][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_t2][1]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.194    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_sng]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.377ns  (logic 0.081ns (21.485%)  route 0.296ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.038ns = ( 23.788 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.171ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.198    23.788    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    23.869 r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/Q
                         net (fo=1, routed)           0.296    24.165    ttc/ttccmd/ttc_stat_sclk[err_sng]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_stat_reg[err_sng]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_pseudo rise@25.000ns - clk160s_u_1 rise@18.750ns)
  Data Path Delay:        0.366ns  (logic 0.080ns (21.858%)  route 0.286ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.044ns = ( 23.794 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                     18.750    18.750 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    18.750 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    18.863    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    18.993 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    20.932    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.805 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    21.052    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.080 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    22.441    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127    22.314 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    22.562    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.590 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    23.794    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    23.874 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/Q
                         net (fo=1, routed)           0.286    24.160    ttc/ttccmd/ttc_info_sclk[brc_t2][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    30.598    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/C
                         clock pessimism             -1.099    29.499    
                         clock uncertainty           -0.198    29.301    
    SLICE_X75Y227        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    29.326    ttc/ttccmd/ttc_info_reg[brc_t2][0]
  -------------------------------------------------------------------
                         required time                         29.326    
                         arrival time                         -24.160    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_b]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.466 r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/Q
                         net (fo=1, routed)           0.125     3.591    ttc/ttccmd/ttc_info_sclk[brc_b]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_b]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_b]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.523    ttc/ttccmd/ttc_info_reg[brc_b]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.467 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/Q
                         net (fo=1, routed)           0.126     3.593    ttc/ttccmd/ttc_info_sclk[brc_t2][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.524    ttc/ttccmd/ttc_info_reg[brc_t2][0]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_sng]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.040ns (23.392%)  route 0.131ns (76.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.681ns (routing 0.096ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.681     3.426    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.466 r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/Q
                         net (fo=1, routed)           0.131     3.597    ttc/ttccmd/ttc_stat_sclk[err_sng]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.524    ttc/ttccmd/ttc_stat_reg[err_sng]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_dbl]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.681ns (routing 0.096ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.681     3.426    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.465 r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/Q
                         net (fo=1, routed)           0.128     3.593    ttc/ttccmd/ttc_stat_sclk[err_dbl]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     2.481    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/C
                         clock pessimism              0.794     3.275    
                         clock uncertainty            0.198     3.473    
    SLICE_X75Y227        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.519    ttc/ttccmd/ttc_stat_reg[err_dbl]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.041ns (22.527%)  route 0.141ns (77.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.468 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/Q
                         net (fo=1, routed)           0.141     3.609    ttc/ttccmd/ttc_info_sclk[brc_t2][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.523    ttc/ttccmd/ttc_info_reg[brc_t2][1]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[l1accept]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.419%)  route 0.152ns (79.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.677     3.422    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y227        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.461 r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/Q
                         net (fo=1, routed)           0.152     3.613    ttc/ttccmd/ttc_info_sclk[l1accept]
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     2.481    ttc/ttccmd/clk
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/C
                         clock pessimism              0.794     3.275    
                         clock uncertainty            0.198     3.473    
    SLICE_X75Y226        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.519    ttc/ttccmd/ttc_info_reg[l1accept]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.466 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/Q
                         net (fo=1, routed)           0.160     3.626    ttc/ttccmd/ttc_info_sclk[brc_d4][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.524    ttc/ttccmd/ttc_info_reg[brc_d4][0]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.041ns (20.603%)  route 0.158ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     3.430    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.471 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/Q
                         net (fo=1, routed)           0.158     3.629    ttc/ttccmd/ttc_info_sclk[brc_d4][3]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.524    ttc/ttccmd/ttc_info_reg[brc_d4][3]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.039ns (19.403%)  route 0.162ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     3.427    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.466 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/Q
                         net (fo=1, routed)           0.162     3.628    ttc/ttccmd/ttc_info_sclk[brc_d4][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     2.481    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/C
                         clock pessimism              0.794     3.275    
                         clock uncertainty            0.198     3.473    
    SLICE_X75Y227        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.519    ttc/ttccmd/ttc_info_reg[brc_d4][1]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     3.430    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.469 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/Q
                         net (fo=1, routed)           0.167     3.636    ttc/ttccmd/ttc_info_sclk[brc_d4][2]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     2.485    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/C
                         clock pessimism              0.794     3.279    
                         clock uncertainty            0.198     3.477    
    SLICE_X75Y227        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.523    ttc/ttccmd/ttc_info_reg[brc_d4][2]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_payload_pseudo
  To Clock:  clk_40_pseudo

Setup :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 datapath/rgen[17].region/lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_40_pseudo rise@25.000ns - clk_payload_pseudo rise@20.833ns)
  Data Path Delay:        0.736ns  (logic 0.079ns (10.734%)  route 0.657ns (89.266%))
  Logic Levels:           0  
  Clock Path Skew:        -1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 30.661 - 25.000 ) 
    Source Clock Delay      (SCD):    6.484ns = ( 27.317 - 20.833 ) 
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.636ns (routing 0.988ns, distribution 1.648ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                     20.833    20.833 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    20.833 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    20.946    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    21.076 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939    23.015    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    22.888 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247    23.135    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.163 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361    24.524    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127    24.397 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256    24.653    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.681 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.636    27.317    datapath/rgen[17].region/clk_p
    SLICE_X12Y216        FDRE                                         r  datapath/rgen[17].region/lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.396 r  datapath/rgen[17].region/lock_reg/Q
                         net (fo=1, routed)           0.657    28.053    datapath/lock_chain_a__3[18]
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                     25.000    25.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    25.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099    25.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    25.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739    26.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    27.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216    27.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    29.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630    29.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    29.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.754    30.661    datapath/clk40
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/C
                         clock pessimism             -1.099    29.562    
                         clock uncertainty           -0.198    29.364    
    SLICE_X32Y217        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    29.389    datapath/lock_i_reg
  -------------------------------------------------------------------
                         required time                         29.389    
                         arrival time                         -28.053    
  -------------------------------------------------------------------
                         slack                                  1.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 datapath/rgen[17].region/lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_pseudo
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_pseudo rise@0.000ns - clk_payload_pseudo rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.039ns (11.437%)  route 0.302ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    -0.794ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.452ns (routing 0.541ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.152     2.733    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.750 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       1.452     4.202    datapath/rgen[17].region/clk_p
    SLICE_X12Y216        FDRE                                         r  datapath/rgen[17].region/lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     4.241 r  datapath/rgen[17].region/lock_reg/Q
                         net (fo=1, routed)           0.302     4.543    datapath/lock_chain_a__3[18]
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.957    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.976 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.551     2.527    datapath/clk40
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/C
                         clock pessimism              0.794     3.321    
                         clock uncertainty            0.198     3.519    
    SLICE_X32Y217        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.565    datapath/lock_i_reg
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.978    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_pseudo
  To Clock:  clk_payload_pseudo

Setup :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.214ns (5.629%)  route 3.588ns (94.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns = ( 11.591 - 4.167 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     4.702    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.778 r  ttc/ttc_cmd_dist_reg[5]/Q
                         net (fo=1, routed)           1.599     6.377    ttc/ttc_cmd_dist[5]
    SLICE_X0Y194         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     6.515 r  ttc/ttc_cmd_dist[5]_hold_fix/O
                         net (fo=1, routed)           1.989     8.504    datapath/ttc_cmd_dist[5]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    11.591    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/C
                         clock pessimism             -1.099    10.492    
                         clock uncertainty           -0.198    10.294    
    SLICE_X81Y151        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.319    datapath/ttc_chain_a_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/clocks/rsto_p_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.323ns (8.491%)  route 3.481ns (91.509%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.365ns = ( 11.532 - 4.167 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.777ns (routing 0.001ns, distribution 0.776ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.898ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.777     4.620    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X69Y216        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.699 r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/Q
                         net (fo=2, routed)           0.094     4.793    ttc/ctrl[0]__0[2]
    SLICE_X69Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.828 r  ttc/clocks_i_1/O
                         net (fo=1, routed)           0.087     4.915    ttc/clocks/rsti
    SLICE_X68Y216        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     4.983 r  ttc/clocks/rsto_40_i_1/O
                         net (fo=2, routed)           1.658     6.641    ttc/clocks/rsto_40_i_1_n_0
    SLICE_X0Y195         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     6.782 r  ttc/clocks/rsto_40_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.642     8.424    ttc/clocks/rsto_40_i_1_n_0_hold_fix_1
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.454    11.532    ttc/clocks/clko_p
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/C
                         clock pessimism             -1.099    10.433    
                         clock uncertainty           -0.198    10.235    
    SLICE_X71Y202        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.260    ttc/clocks/rsto_p_r_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.152ns (4.025%)  route 3.624ns (95.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns = ( 11.591 - 4.167 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     4.702    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.781 r  ttc/ttc_cmd_dist_reg[4]/Q
                         net (fo=1, routed)           1.690     6.471    ttc/ttc_cmd_dist[4]
    SLICE_X0Y189         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     6.544 r  ttc/ttc_cmd_dist[4]_hold_fix/O
                         net (fo=1, routed)           1.934     8.478    datapath/ttc_cmd_dist[4]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    11.591    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/C
                         clock pessimism             -1.099    10.492    
                         clock uncertainty           -0.198    10.294    
    SLICE_X81Y151        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.319    datapath/ttc_chain_a_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.176ns (4.678%)  route 3.586ns (95.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 11.597 - 4.167 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     4.701    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.777 r  ttc/ttc_cmd_dist_reg[0]/Q
                         net (fo=1, routed)           1.688     6.465    ttc/ttc_cmd_dist[0]
    SLICE_X0Y190         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     6.565 r  ttc/ttc_cmd_dist[0]_hold_fix/O
                         net (fo=1, routed)           1.898     8.463    datapath/ttc_cmd_dist[0]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    11.597    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/C
                         clock pessimism             -1.099    10.498    
                         clock uncertainty           -0.198    10.300    
    SLICE_X81Y156        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.325    datapath/ttc_chain_a_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.179ns (4.768%)  route 3.575ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns = ( 11.591 - 4.167 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     4.702    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.781 r  ttc/ttc_cmd_dist_reg[6]/Q
                         net (fo=1, routed)           1.674     6.455    ttc/ttc_cmd_dist[6]
    SLICE_X0Y189         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     6.555 r  ttc/ttc_cmd_dist[6]_hold_fix/O
                         net (fo=1, routed)           1.901     8.456    datapath/ttc_cmd_dist[6]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    11.591    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/C
                         clock pessimism             -1.099    10.492    
                         clock uncertainty           -0.198    10.294    
    SLICE_X81Y151        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.319    datapath/ttc_chain_a_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.145ns (3.832%)  route 3.639ns (96.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns = ( 11.591 - 4.167 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.796     4.639    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.715 r  ttc/ttc_cmd_dist_reg[7]/Q
                         net (fo=1, routed)           1.673     6.388    ttc/ttc_cmd_dist[7]
    SLICE_X0Y204         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.457 r  ttc/ttc_cmd_dist[7]_hold_fix/O
                         net (fo=1, routed)           1.966     8.423    datapath/ttc_cmd_dist[7]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    11.591    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/C
                         clock pessimism             -1.099    10.492    
                         clock uncertainty           -0.198    10.294    
    SLICE_X81Y151        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.319    datapath/ttc_chain_a_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.148ns (3.983%)  route 3.568ns (96.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 11.597 - 4.167 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     4.701    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.780 r  ttc/ttc_cmd_dist_reg[2]/Q
                         net (fo=1, routed)           1.627     6.407    ttc/ttc_cmd_dist[2]
    SLICE_X0Y191         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.476 r  ttc/ttc_cmd_dist[2]_hold_fix/O
                         net (fo=1, routed)           1.941     8.417    datapath/ttc_cmd_dist[2]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    11.597    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/C
                         clock pessimism             -1.099    10.498    
                         clock uncertainty           -0.198    10.300    
    SLICE_X81Y156        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.325    datapath/ttc_chain_a_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.145ns (3.954%)  route 3.522ns (96.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 11.597 - 4.167 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     4.701    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.777 r  ttc/ttc_cmd_dist_reg[3]/Q
                         net (fo=1, routed)           1.563     6.340    ttc/ttc_cmd_dist[3]
    SLICE_X0Y195         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.409 r  ttc/ttc_cmd_dist[3]_hold_fix/O
                         net (fo=1, routed)           1.959     8.368    datapath/ttc_cmd_dist[3]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    11.597    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/C
                         clock pessimism             -1.099    10.498    
                         clock uncertainty           -0.198    10.300    
    SLICE_X81Y156        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.325    datapath/ttc_chain_a_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_pseudo rise@4.167ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.176ns (4.854%)  route 3.450ns (95.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 11.597 - 4.167 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     3.815    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.843 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     4.702    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.778 r  ttc/ttc_cmd_dist_reg[1]/Q
                         net (fo=1, routed)           1.585     6.363    ttc/ttc_cmd_dist[1]
    SLICE_X0Y193         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     6.463 r  ttc/ttc_cmd_dist[1]_hold_fix/O
                         net (fo=1, routed)           1.865     8.328    datapath/ttc_cmd_dist[1]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      4.167     4.167 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.266    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.380 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     6.119    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     6.749 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     6.965    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.989 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     8.200    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                      0.630     8.830 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     9.054    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.078 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    11.597    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/C
                         clock pessimism             -1.099    10.498    
                         clock uncertainty           -0.198    10.300    
    SLICE_X81Y156        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.325    datapath/ttc_chain_a_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.111ns (4.501%)  route 2.355ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.659ns
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     5.659    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.717 r  ttc/ttc_cmd_dist_reg[1]/Q
                         net (fo=1, routed)           1.108     6.825    ttc/ttc_cmd_dist[1]
    SLICE_X0Y193         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     6.878 r  ttc/ttc_cmd_dist[1]_hold_fix/O
                         net (fo=1, routed)           1.247     8.125    datapath/ttc_cmd_dist[1]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     6.659    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/C
                         clock pessimism              1.099     7.758    
                         clock uncertainty            0.198     7.956    
    SLICE_X81Y156        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     8.018    datapath/ttc_chain_a_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           8.125    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.089ns (3.550%)  route 2.418ns (96.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.659ns
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     5.658    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.715 r  ttc/ttc_cmd_dist_reg[3]/Q
                         net (fo=1, routed)           1.093     6.808    ttc/ttc_cmd_dist[3]
    SLICE_X0Y195         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.840 r  ttc/ttc_cmd_dist[3]_hold_fix/O
                         net (fo=1, routed)           1.325     8.165    datapath/ttc_cmd_dist[3]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     6.659    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/C
                         clock pessimism              1.099     7.758    
                         clock uncertainty            0.198     7.956    
    SLICE_X81Y156        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     8.018    datapath/ttc_chain_a_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           8.165    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.090ns (3.513%)  route 2.472ns (96.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.652ns
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.694     5.601    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.659 r  ttc/ttc_cmd_dist_reg[7]/Q
                         net (fo=1, routed)           1.153     6.812    ttc/ttc_cmd_dist[7]
    SLICE_X0Y204         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.844 r  ttc/ttc_cmd_dist[7]_hold_fix/O
                         net (fo=1, routed)           1.319     8.163    datapath/ttc_cmd_dist[7]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     6.652    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/C
                         clock pessimism              1.099     7.751    
                         clock uncertainty            0.198     7.949    
    SLICE_X81Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     8.011    datapath/ttc_chain_a_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -8.011    
                         arrival time                           8.163    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.092ns (3.651%)  route 2.428ns (96.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.659ns
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     5.658    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     5.718 r  ttc/ttc_cmd_dist_reg[2]/Q
                         net (fo=1, routed)           1.139     6.857    ttc/ttc_cmd_dist[2]
    SLICE_X0Y191         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.889 r  ttc/ttc_cmd_dist[2]_hold_fix/O
                         net (fo=1, routed)           1.289     8.178    datapath/ttc_cmd_dist[2]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     6.659    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/C
                         clock pessimism              1.099     7.758    
                         clock uncertainty            0.198     7.956    
    SLICE_X81Y156        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     8.016    datapath/ttc_chain_a_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -8.016    
                         arrival time                           8.178    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.111ns (4.350%)  route 2.441ns (95.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.659ns
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     5.658    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.716 r  ttc/ttc_cmd_dist_reg[0]/Q
                         net (fo=1, routed)           1.177     6.893    ttc/ttc_cmd_dist[0]
    SLICE_X0Y190         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     6.946 r  ttc/ttc_cmd_dist[0]_hold_fix/O
                         net (fo=1, routed)           1.264     8.210    datapath/ttc_cmd_dist[0]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     6.659    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/C
                         clock pessimism              1.099     7.758    
                         clock uncertainty            0.198     7.956    
    SLICE_X81Y156        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.016    datapath/ttc_chain_a_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -8.016    
                         arrival time                           8.210    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/clocks/rsto_p_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.191ns (7.461%)  route 2.369ns (92.539%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.675ns (routing 0.001ns, distribution 0.674ns)
  Clock Net Delay (Destination): 2.736ns (routing 0.988ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675     5.582    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X69Y216        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.641 r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/Q
                         net (fo=2, routed)           0.060     5.701    ttc/ctrl[0]__0[2]
    SLICE_X69Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     5.723 r  ttc/clocks_i_1/O
                         net (fo=1, routed)           0.061     5.784    ttc/clocks/rsti
    SLICE_X68Y216        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     5.816 r  ttc/clocks/rsto_40_i_1/O
                         net (fo=2, routed)           1.150     6.966    ttc/clocks/rsto_40_i_1_n_0
    SLICE_X0Y195         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.078     7.044 r  ttc/clocks/rsto_40_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.098     8.142    ttc/clocks/rsto_40_i_1_n_0_hold_fix_1
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.736     6.584    ttc/clocks/clko_p
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/C
                         clock pessimism              1.099     7.683    
                         clock uncertainty            0.198     7.881    
    SLICE_X71Y202        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     7.941    ttc/clocks/rsto_p_r_reg
  -------------------------------------------------------------------
                         required time                         -7.941    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.113ns (4.421%)  route 2.443ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.652ns
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     5.659    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     5.719 r  ttc/ttc_cmd_dist_reg[6]/Q
                         net (fo=1, routed)           1.176     6.895    ttc/ttc_cmd_dist[6]
    SLICE_X0Y189         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     6.948 r  ttc/ttc_cmd_dist[6]_hold_fix/O
                         net (fo=1, routed)           1.267     8.215    datapath/ttc_cmd_dist[6]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     6.652    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/C
                         clock pessimism              1.099     7.751    
                         clock uncertainty            0.198     7.949    
    SLICE_X81Y151        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     8.009    datapath/ttc_chain_a_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -8.009    
                         arrival time                           8.215    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.092ns (3.578%)  route 2.479ns (96.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.652ns
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     5.659    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     5.719 r  ttc/ttc_cmd_dist_reg[4]/Q
                         net (fo=1, routed)           1.190     6.909    ttc/ttc_cmd_dist[4]
    SLICE_X0Y189         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.941 r  ttc/ttc_cmd_dist[4]_hold_fix/O
                         net (fo=1, routed)           1.289     8.230    datapath/ttc_cmd_dist[4]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     6.652    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/C
                         clock pessimism              1.099     7.751    
                         clock uncertainty            0.198     7.949    
    SLICE_X81Y151        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.009    datapath/ttc_chain_a_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -8.009    
                         arrival time                           8.230    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_pseudo  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_pseudo  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_pseudo
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_pseudo rise@0.000ns - clk_40_pseudo rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.134ns (5.192%)  route 2.447ns (94.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.652ns
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    -1.099ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     1.952    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.582 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     2.798    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.822 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211     4.033    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT1)
                                                      0.630     4.663 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     4.883    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     5.659    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.716 r  ttc/ttc_cmd_dist_reg[5]/Q
                         net (fo=1, routed)           1.115     6.831    ttc/ttc_cmd_dist[5]
    SLICE_X0Y194         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.908 r  ttc/ttc_cmd_dist[5]_hold_fix/O
                         net (fo=1, routed)           1.332     8.240    datapath/ttc_cmd_dist[5]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_pseudo rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT3)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     3.820    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.848 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     6.652    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/C
                         clock pessimism              1.099     7.751    
                         clock uncertainty            0.198     7.949    
    SLICE_X81Y151        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     8.011    datapath/ttc_chain_a_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -8.011    
                         arrival time                           8.240    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk160s_u
  To Clock:  clk_40_extern

Setup :            0  Failing Endpoints,  Worst Slack        5.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_e]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.490ns  (logic 0.081ns (16.531%)  route 0.409ns (83.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 22.346 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    22.346    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    22.427 r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/Q
                         net (fo=1, routed)           0.409    22.836    ttc/ttccmd/ttc_info_sclk[brc_e]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_e]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_e]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_info_reg[brc_e]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_strobe]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.475ns  (logic 0.079ns (16.632%)  route 0.396ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 29.274 - 25.000 ) 
    Source Clock Delay      (SCD):    3.589ns = ( 22.339 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.001ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.197    22.339    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y229        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y229        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    22.418 r  ttc/ttccmd/decode/rx_dec_core/brc_strobe_reg/Q
                         net (fo=1, routed)           0.396    22.814    ttc/ttccmd/ttc_info_sclk[brc_strobe]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_strobe]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.689    29.274    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_strobe]/C
                         clock pessimism             -1.225    28.049    
                         clock uncertainty           -0.198    27.851    
    SLICE_X75Y227        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    27.876    ttc/ttccmd/ttc_info_reg[brc_strobe]
  -------------------------------------------------------------------
                         required time                         27.876    
                         arrival time                         -22.814    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.444ns  (logic 0.079ns (17.793%)  route 0.365ns (82.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.607ns = ( 22.357 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.215    22.357    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    22.436 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/Q
                         net (fo=1, routed)           0.365    22.801    ttc/ttccmd/ttc_info_sclk[brc_d4][2]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_info_reg[brc_d4][2]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 22.346 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    22.346    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    22.425 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/Q
                         net (fo=1, routed)           0.360    22.785    ttc/ttccmd/ttc_info_sclk[brc_d4][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_info_reg[brc_d4][0]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.427ns  (logic 0.081ns (18.970%)  route 0.346ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.607ns = ( 22.357 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.215    22.357    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    22.438 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/Q
                         net (fo=1, routed)           0.346    22.784    ttc/ttccmd/ttc_info_sclk[brc_d4][3]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_info_reg[brc_d4][3]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.428ns  (logic 0.079ns (18.458%)  route 0.349ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 29.274 - 25.000 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 22.346 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.001ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    22.346    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    22.425 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/Q
                         net (fo=1, routed)           0.349    22.774    ttc/ttccmd/ttc_info_sclk[brc_d4][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.689    29.274    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/C
                         clock pessimism             -1.225    28.049    
                         clock uncertainty           -0.198    27.851    
    SLICE_X75Y227        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    27.876    ttc/ttccmd/ttc_info_reg[brc_d4][1]
  -------------------------------------------------------------------
                         required time                         27.876    
                         arrival time                         -22.774    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[l1accept]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.422ns  (logic 0.079ns (18.720%)  route 0.343ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 29.271 - 25.000 ) 
    Source Clock Delay      (SCD):    3.583ns = ( 22.333 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.171ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.686ns (routing 0.001ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.191    22.333    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y227        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    22.412 r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/Q
                         net (fo=1, routed)           0.343    22.755    ttc/ttccmd/ttc_info_sclk[l1accept]
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.686    29.271    ttc/ttccmd/clk
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/C
                         clock pessimism             -1.225    28.046    
                         clock uncertainty           -0.198    27.848    
    SLICE_X75Y226        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    27.873    ttc/ttccmd/ttc_info_reg[l1accept]
  -------------------------------------------------------------------
                         required time                         27.873    
                         arrival time                         -22.755    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.400ns  (logic 0.081ns (20.250%)  route 0.319ns (79.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 22.346 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.204    22.346    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    22.427 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/Q
                         net (fo=1, routed)           0.319    22.746    ttc/ttccmd/ttc_info_sclk[brc_t2][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_info_reg[brc_t2][1]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_sng]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.377ns  (logic 0.081ns (21.485%)  route 0.296ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 29.276 - 25.000 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 22.340 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.171ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.198    22.340    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    22.421 r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/Q
                         net (fo=1, routed)           0.296    22.717    ttc/ttccmd/ttc_stat_sclk[err_sng]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.691    29.276    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/C
                         clock pessimism             -1.225    28.051    
                         clock uncertainty           -0.198    27.853    
    SLICE_X75Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    27.878    ttc/ttccmd/ttc_stat_reg[err_sng]
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -22.717    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_dbl]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_40_extern rise@25.000ns - clk160s_u rise@18.750ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 29.274 - 25.000 ) 
    Source Clock Delay      (SCD):    3.590ns = ( 22.340 - 18.750 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.171ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.001ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                     18.750    18.750 r  
    AV16                                              0.000    18.750 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    18.750    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    19.208 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.258    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.258 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    19.642    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    19.515 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    19.765    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.793 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    20.993    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127    20.866 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248    21.114    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.142 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.198    22.340    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    22.419 r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/Q
                         net (fo=1, routed)           0.291    22.710    ttc/ttccmd/ttc_stat_sclk[err_dbl]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.689    29.274    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/C
                         clock pessimism             -1.225    28.049    
                         clock uncertainty           -0.198    27.851    
    SLICE_X75Y227        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    27.876    ttc/ttccmd/ttc_stat_reg[err_dbl]
  -------------------------------------------------------------------
                         required time                         27.876    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_b]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.678 r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/Q
                         net (fo=1, routed)           0.125     2.803    ttc/ttccmd/ttc_info_sclk[brc_b]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_b]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_b]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.735    ttc/ttccmd/ttc_info_reg[brc_b]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.679 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/Q
                         net (fo=1, routed)           0.126     2.805    ttc/ttccmd/ttc_info_sclk[brc_t2][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][0]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.736    ttc/ttccmd/ttc_info_reg[brc_t2][0]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_sng]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.040ns (23.392%)  route 0.131ns (76.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.681ns (routing 0.096ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.681     2.638    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.678 r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/Q
                         net (fo=1, routed)           0.131     2.809    ttc/ttccmd/ttc_stat_sclk[err_sng]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_sng]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.736    ttc/ttccmd/ttc_stat_reg[err_sng]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_stat_reg[err_dbl]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.681ns (routing 0.096ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.681     2.638    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.677 r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/Q
                         net (fo=1, routed)           0.128     2.805    ttc/ttccmd/ttc_stat_sclk[err_dbl]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     1.666    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_stat_reg[err_dbl]/C
                         clock pessimism              0.821     2.487    
                         clock uncertainty            0.198     2.685    
    SLICE_X75Y227        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.731    ttc/ttccmd/ttc_stat_reg[err_dbl]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.041ns (22.527%)  route 0.141ns (77.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.680 r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/Q
                         net (fo=1, routed)           0.141     2.821    ttc/ttccmd/ttc_info_sclk[brc_t2][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_t2][1]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.735    ttc/ttccmd/ttc_info_reg[brc_t2][1]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[l1accept]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.419%)  route 0.152ns (79.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.677     2.634    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y227        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.673 r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/Q
                         net (fo=1, routed)           0.152     2.825    ttc/ttccmd/ttc_info_sclk[l1accept]
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     1.666    ttc/ttccmd/clk
    SLICE_X75Y226        FDRE                                         r  ttc/ttccmd/ttc_info_reg[l1accept]/C
                         clock pessimism              0.821     2.487    
                         clock uncertainty            0.198     2.685    
    SLICE_X75Y226        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.731    ttc/ttccmd/ttc_info_reg[l1accept]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.678 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/Q
                         net (fo=1, routed)           0.160     2.838    ttc/ttccmd/ttc_info_sclk[brc_d4][0]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][0]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.736    ttc/ttccmd/ttc_info_reg[brc_d4][0]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.041ns (20.603%)  route 0.158ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     2.642    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.683 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/Q
                         net (fo=1, routed)           0.158     2.841    ttc/ttccmd/ttc_info_sclk[brc_d4][3]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][3]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.736    ttc/ttccmd/ttc_info_reg[brc_d4][3]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.039ns (19.403%)  route 0.162ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.682     2.639    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.678 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/Q
                         net (fo=1, routed)           0.162     2.840    ttc/ttccmd/ttc_info_sclk[brc_d4][1]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.505     1.666    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][1]/C
                         clock pessimism              0.821     2.487    
                         clock uncertainty            0.198     2.685    
    SLICE_X75Y227        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.731    ttc/ttccmd/ttc_info_reg[brc_d4][1]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.685     2.642    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.681 r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/Q
                         net (fo=1, routed)           0.167     2.848    ttc/ttccmd/ttc_info_sclk[brc_d4][2]
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.509     1.670    ttc/ttccmd/clk
    SLICE_X75Y227        FDRE                                         r  ttc/ttccmd/ttc_info_reg[brc_d4][2]/C
                         clock pessimism              0.821     2.491    
                         clock uncertainty            0.198     2.689    
    SLICE_X75Y227        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.735    ttc/ttccmd/ttc_info_reg[brc_d4][2]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_payload_extern
  To Clock:  clk_40_extern

Setup :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 datapath/rgen[17].region/lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_40_extern rise@25.000ns - clk_payload_extern rise@20.833ns)
  Data Path Delay:        0.736ns  (logic 0.079ns (10.734%)  route 0.657ns (89.266%))
  Logic Levels:           0  
  Clock Path Skew:        -1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 29.339 - 25.000 ) 
    Source Clock Delay      (SCD):    5.036ns = ( 25.869 - 20.833 ) 
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.636ns (routing 0.988ns, distribution 1.648ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                     20.833    20.833 r  
    AV16                                              0.000    20.833 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    20.833    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458    21.291 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.341    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.341 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    21.725    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.598 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250    21.848    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.876 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200    23.076    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127    22.949 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256    23.205    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.233 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.636    25.869    datapath/rgen[17].region/clk_p
    SLICE_X12Y216        FDRE                                         r  datapath/rgen[17].region/lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    25.948 r  datapath/rgen[17].region/lock_reg/Q
                         net (fo=1, routed)           0.657    26.605    datapath/lock_chain_a__3[18]
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                     25.000    25.000 r  
    AV16                                              0.000    25.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    25.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    25.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    25.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    26.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219    26.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070    27.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    28.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220    28.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.754    29.339    datapath/clk40
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/C
                         clock pessimism             -1.225    28.114    
                         clock uncertainty           -0.198    27.916    
    SLICE_X32Y217        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    27.941    datapath/lock_i_reg
  -------------------------------------------------------------------
                         required time                         27.941    
                         arrival time                         -26.605    
  -------------------------------------------------------------------
                         slack                                  1.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 datapath/rgen[17].region/lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            datapath/lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_extern
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_extern rise@0.000ns - clk_payload_extern rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.039ns (11.437%)  route 0.302ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.821ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.452ns (routing 0.541ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.152     1.945    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.962 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       1.452     3.414    datapath/rgen[17].region/clk_p
    SLICE_X12Y216        FDRE                                         r  datapath/rgen[17].region/lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.453 r  datapath/rgen[17].region/lock_reg/Q
                         net (fo=1, routed)           0.302     3.755    datapath/lock_chain_a__3[18]
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.170     1.142    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.161 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.551     1.712    datapath/clk40
    SLICE_X32Y217        FDRE                                         r  datapath/lock_i_reg/C
                         clock pessimism              0.821     2.533    
                         clock uncertainty            0.198     2.731    
    SLICE_X32Y217        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.777    datapath/lock_i_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.978    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_extern
  To Clock:  clk_payload_extern

Setup :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.214ns (5.629%)  route 3.588ns (94.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 10.268 - 4.167 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     3.254    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.330 r  ttc/ttc_cmd_dist_reg[5]/Q
                         net (fo=1, routed)           1.599     4.929    ttc/ttc_cmd_dist[5]
    SLICE_X0Y194         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     5.067 r  ttc/ttc_cmd_dist[5]_hold_fix/O
                         net (fo=1, routed)           1.989     7.056    datapath/ttc_cmd_dist[5]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    10.268    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/C
                         clock pessimism             -1.225     9.044    
                         clock uncertainty           -0.198     8.846    
    SLICE_X81Y151        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.871    datapath/ttc_chain_a_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/clocks/rsto_p_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.323ns (8.491%)  route 3.481ns (91.509%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 10.209 - 4.167 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.777ns (routing 0.001ns, distribution 0.776ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.898ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.777     3.172    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X69Y216        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.251 r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/Q
                         net (fo=2, routed)           0.094     3.345    ttc/ctrl[0]__0[2]
    SLICE_X69Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.380 r  ttc/clocks_i_1/O
                         net (fo=1, routed)           0.087     3.467    ttc/clocks/rsti
    SLICE_X68Y216        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.535 r  ttc/clocks/rsto_40_i_1/O
                         net (fo=2, routed)           1.658     5.193    ttc/clocks/rsto_40_i_1_n_0
    SLICE_X0Y195         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.334 r  ttc/clocks/rsto_40_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.642     6.976    ttc/clocks/rsto_40_i_1_n_0_hold_fix_1
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.454    10.209    ttc/clocks/clko_p
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/C
                         clock pessimism             -1.225     8.985    
                         clock uncertainty           -0.198     8.787    
    SLICE_X71Y202        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.812    ttc/clocks/rsto_p_r_reg
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.152ns (4.025%)  route 3.624ns (95.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 10.268 - 4.167 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     3.254    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.333 r  ttc/ttc_cmd_dist_reg[4]/Q
                         net (fo=1, routed)           1.690     5.023    ttc/ttc_cmd_dist[4]
    SLICE_X0Y189         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     5.096 r  ttc/ttc_cmd_dist[4]_hold_fix/O
                         net (fo=1, routed)           1.934     7.030    datapath/ttc_cmd_dist[4]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    10.268    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/C
                         clock pessimism             -1.225     9.044    
                         clock uncertainty           -0.198     8.846    
    SLICE_X81Y151        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.871    datapath/ttc_chain_a_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.176ns (4.678%)  route 3.586ns (95.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 10.274 - 4.167 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     3.253    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.329 r  ttc/ttc_cmd_dist_reg[0]/Q
                         net (fo=1, routed)           1.688     5.017    ttc/ttc_cmd_dist[0]
    SLICE_X0Y190         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     5.117 r  ttc/ttc_cmd_dist[0]_hold_fix/O
                         net (fo=1, routed)           1.898     7.015    datapath/ttc_cmd_dist[0]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    10.274    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/C
                         clock pessimism             -1.225     9.050    
                         clock uncertainty           -0.198     8.852    
    SLICE_X81Y156        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.877    datapath/ttc_chain_a_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.179ns (4.768%)  route 3.575ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 10.268 - 4.167 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     3.254    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.333 r  ttc/ttc_cmd_dist_reg[6]/Q
                         net (fo=1, routed)           1.674     5.007    ttc/ttc_cmd_dist[6]
    SLICE_X0Y189         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     5.107 r  ttc/ttc_cmd_dist[6]_hold_fix/O
                         net (fo=1, routed)           1.901     7.008    datapath/ttc_cmd_dist[6]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    10.268    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/C
                         clock pessimism             -1.225     9.044    
                         clock uncertainty           -0.198     8.846    
    SLICE_X81Y151        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.871    datapath/ttc_chain_a_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.145ns (3.832%)  route 3.639ns (96.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 10.268 - 4.167 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.898ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.796     3.191    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.267 r  ttc/ttc_cmd_dist_reg[7]/Q
                         net (fo=1, routed)           1.673     4.940    ttc/ttc_cmd_dist[7]
    SLICE_X0Y204         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     5.009 r  ttc/ttc_cmd_dist[7]_hold_fix/O
                         net (fo=1, routed)           1.966     6.975    datapath/ttc_cmd_dist[7]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.513    10.268    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/C
                         clock pessimism             -1.225     9.044    
                         clock uncertainty           -0.198     8.846    
    SLICE_X81Y151        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     8.871    datapath/ttc_chain_a_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.148ns (3.983%)  route 3.568ns (96.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 10.274 - 4.167 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     3.253    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.332 r  ttc/ttc_cmd_dist_reg[2]/Q
                         net (fo=1, routed)           1.627     4.959    ttc/ttc_cmd_dist[2]
    SLICE_X0Y191         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     5.028 r  ttc/ttc_cmd_dist[2]_hold_fix/O
                         net (fo=1, routed)           1.941     6.969    datapath/ttc_cmd_dist[2]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    10.274    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/C
                         clock pessimism             -1.225     9.050    
                         clock uncertainty           -0.198     8.852    
    SLICE_X81Y156        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.877    datapath/ttc_chain_a_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.145ns (3.954%)  route 3.522ns (96.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 10.274 - 4.167 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.858     3.253    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.329 r  ttc/ttc_cmd_dist_reg[3]/Q
                         net (fo=1, routed)           1.563     4.892    ttc/ttc_cmd_dist[3]
    SLICE_X0Y195         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     4.961 r  ttc/ttc_cmd_dist[3]_hold_fix/O
                         net (fo=1, routed)           1.959     6.920    datapath/ttc_cmd_dist[3]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    10.274    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/C
                         clock pessimism             -1.225     9.050    
                         clock uncertainty           -0.198     8.852    
    SLICE_X81Y156        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     8.877    datapath/ttc_chain_a_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 ttc/ttc_cmd_dist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_payload_extern rise@4.167ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.176ns (4.854%)  route 3.450ns (95.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 10.274 - 4.167 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.001ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.898ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.251     2.367    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.395 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.859     3.254    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.330 r  ttc/ttc_cmd_dist_reg[1]/Q
                         net (fo=1, routed)           1.585     4.915    ttc/ttc_cmd_dist[1]
    SLICE_X0Y193         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     5.015 r  ttc/ttc_cmd_dist[1]_hold_fix/O
                         net (fo=1, routed)           1.865     6.880    datapath/ttc_cmd_dist[1]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      4.167     4.167 r  
    AV16                                              0.000     4.167 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     4.167    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.561 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.601    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.601 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.934    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.564 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     5.783    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.807 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     6.877    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.507 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.224     7.731    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.755 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.519    10.274    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/C
                         clock pessimism             -1.225     9.050    
                         clock uncertainty           -0.198     8.852    
    SLICE_X81Y156        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.877    datapath/ttc_chain_a_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.111ns (4.501%)  route 2.355ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     4.337    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.395 r  ttc/ttc_cmd_dist_reg[1]/Q
                         net (fo=1, routed)           1.108     5.503    ttc/ttc_cmd_dist[1]
    SLICE_X0Y193         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     5.556 r  ttc/ttc_cmd_dist[1]_hold_fix/O
                         net (fo=1, routed)           1.247     6.803    datapath/ttc_cmd_dist[1]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     5.211    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][1]/C
                         clock pessimism              1.225     6.436    
                         clock uncertainty            0.198     6.634    
    SLICE_X81Y156        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.696    datapath/ttc_chain_a_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.696    
                         arrival time                           6.803    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.089ns (3.550%)  route 2.418ns (96.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     4.336    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.393 r  ttc/ttc_cmd_dist_reg[3]/Q
                         net (fo=1, routed)           1.093     5.486    ttc/ttc_cmd_dist[3]
    SLICE_X0Y195         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     5.518 r  ttc/ttc_cmd_dist[3]_hold_fix/O
                         net (fo=1, routed)           1.325     6.843    datapath/ttc_cmd_dist[3]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     5.211    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][3]/C
                         clock pessimism              1.225     6.436    
                         clock uncertainty            0.198     6.634    
    SLICE_X81Y156        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.696    datapath/ttc_chain_a_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -6.696    
                         arrival time                           6.843    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.090ns (3.513%)  route 2.472ns (96.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.694     4.279    ttc/clk40
    SLICE_X76Y193        FDRE                                         r  ttc/ttc_cmd_dist_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.337 r  ttc/ttc_cmd_dist_reg[7]/Q
                         net (fo=1, routed)           1.153     5.490    ttc/ttc_cmd_dist[7]
    SLICE_X0Y204         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     5.522 r  ttc/ttc_cmd_dist[7]_hold_fix/O
                         net (fo=1, routed)           1.319     6.841    datapath/ttc_cmd_dist[7]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     5.204    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][7]/C
                         clock pessimism              1.225     6.429    
                         clock uncertainty            0.198     6.627    
    SLICE_X81Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.689    datapath/ttc_chain_a_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -6.689    
                         arrival time                           6.841    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.092ns (3.651%)  route 2.428ns (96.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     4.336    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.396 r  ttc/ttc_cmd_dist_reg[2]/Q
                         net (fo=1, routed)           1.139     5.535    ttc/ttc_cmd_dist[2]
    SLICE_X0Y191         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     5.567 r  ttc/ttc_cmd_dist[2]_hold_fix/O
                         net (fo=1, routed)           1.289     6.856    datapath/ttc_cmd_dist[2]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     5.211    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][2]/C
                         clock pessimism              1.225     6.436    
                         clock uncertainty            0.198     6.634    
    SLICE_X81Y156        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.694    datapath/ttc_chain_a_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -6.694    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.111ns (4.350%)  route 2.441ns (95.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.811ns (routing 0.988ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.751     4.336    ttc/clk40
    SLICE_X77Y186        FDRE                                         r  ttc/ttc_cmd_dist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.394 r  ttc/ttc_cmd_dist_reg[0]/Q
                         net (fo=1, routed)           1.177     5.571    ttc/ttc_cmd_dist[0]
    SLICE_X0Y190         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     5.624 r  ttc/ttc_cmd_dist[0]_hold_fix/O
                         net (fo=1, routed)           1.264     6.888    datapath/ttc_cmd_dist[0]_hold_fix_1_alias
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.811     5.211    datapath/clk_p
    SLICE_X81Y156        FDRE                                         r  datapath/ttc_chain_a_reg[0][0]/C
                         clock pessimism              1.225     6.436    
                         clock uncertainty            0.198     6.634    
    SLICE_X81Y156        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.694    datapath/ttc_chain_a_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -6.694    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ttc/clocks/rsto_p_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.191ns (7.461%)  route 2.369ns (92.539%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.675ns (routing 0.001ns, distribution 0.674ns)
  Clock Net Delay (Destination): 2.736ns (routing 0.988ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.675     4.260    ttc/reg/w_gen[0].wsync/s_clk
    SLICE_X69Y216        FDRE                                         r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.319 r  ttc/reg/w_gen[0].wsync/s_q_reg[2]/Q
                         net (fo=2, routed)           0.060     4.379    ttc/ctrl[0]__0[2]
    SLICE_X69Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     4.401 r  ttc/clocks_i_1/O
                         net (fo=1, routed)           0.061     4.462    ttc/clocks/rsti
    SLICE_X68Y216        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     4.494 r  ttc/clocks/rsto_40_i_1/O
                         net (fo=2, routed)           1.150     5.644    ttc/clocks/rsto_40_i_1_n_0
    SLICE_X0Y195         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.078     5.722 r  ttc/clocks/rsto_40_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.098     6.820    ttc/clocks/rsto_40_i_1_n_0_hold_fix_1
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.736     5.136    ttc/clocks/clko_p
    SLICE_X71Y202        FDRE                                         r  ttc/clocks/rsto_p_r_reg/C
                         clock pessimism              1.225     6.361    
                         clock uncertainty            0.198     6.559    
    SLICE_X71Y202        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.619    ttc/clocks/rsto_p_r_reg
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.113ns (4.421%)  route 2.443ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     4.337    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.397 r  ttc/ttc_cmd_dist_reg[6]/Q
                         net (fo=1, routed)           1.176     5.573    ttc/ttc_cmd_dist[6]
    SLICE_X0Y189         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     5.626 r  ttc/ttc_cmd_dist[6]_hold_fix/O
                         net (fo=1, routed)           1.267     6.893    datapath/ttc_cmd_dist[6]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     5.204    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][6]/C
                         clock pessimism              1.225     6.429    
                         clock uncertainty            0.198     6.627    
    SLICE_X81Y151        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.687    datapath/ttc_chain_a_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -6.687    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.092ns (3.578%)  route 2.479ns (96.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     4.337    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.397 r  ttc/ttc_cmd_dist_reg[4]/Q
                         net (fo=1, routed)           1.190     5.587    ttc/ttc_cmd_dist[4]
    SLICE_X0Y189         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     5.619 r  ttc/ttc_cmd_dist[4]_hold_fix/O
                         net (fo=1, routed)           1.289     6.908    datapath/ttc_cmd_dist[4]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     5.204    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][4]/C
                         clock pessimism              1.225     6.429    
                         clock uncertainty            0.198     6.627    
    SLICE_X81Y151        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.687    datapath/ttc_chain_a_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -6.687    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ttc/ttc_cmd_dist_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_extern  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            datapath/ttc_chain_a_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_payload_extern  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_payload_extern
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_payload_extern rise@0.000ns - clk_40_extern rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.134ns (5.192%)  route 2.447ns (94.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    -1.225ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.804ns (routing 0.988ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.768    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.398 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     1.617    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.641 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     2.711    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.341 r  ttc/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.220     3.561    ttc/clocks/clk40_u
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.585 r  ttc/clocks/bufg_40/O
    X2Y3 (CLOCK_ROOT)    net (fo=950, routed)         0.752     4.337    ttc/clk40
    SLICE_X77Y180        FDRE                                         r  ttc/ttc_cmd_dist_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.394 r  ttc/ttc_cmd_dist_reg[5]/Q
                         net (fo=1, routed)           1.115     5.509    ttc/ttc_cmd_dist[5]
    SLICE_X0Y194         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     5.586 r  ttc/ttc_cmd_dist[5]_hold_fix/O
                         net (fo=1, routed)           1.332     6.918    datapath/ttc_cmd_dist[5]_hold_fix_1_alias
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_payload_extern rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.256     2.372    ttc/clocks/clk_p_u
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.400 r  ttc/clocks/bufg_p/O
    X1Y5 (CLOCK_ROOT)    net (fo=37209, routed)       2.804     5.204    datapath/clk_p
    SLICE_X81Y151        FDRE                                         r  datapath/ttc_chain_a_reg[0][5]/C
                         clock pessimism              1.225     6.429    
                         clock uncertainty            0.198     6.627    
    SLICE_X81Y151        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.689    datapath/ttc_chain_a_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -6.689    
                         arrival time                           6.918    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.079ns (4.829%)  route 1.557ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 10.125 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.778ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.557     4.053    infra/dma/xdma/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X77Y60         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.912    10.125    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X77Y60         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/C
                         clock pessimism              0.135    10.260    
                         clock uncertainty           -0.046    10.214    
    SLICE_X77Y60         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.148    infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.079ns (5.137%)  route 1.459ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 10.117 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.778ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.459     3.955    infra/dma/xdma/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X79Y80         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.904    10.117    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y80         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                         clock pessimism              0.135    10.252    
                         clock uncertainty           -0.046    10.206    
    SLICE_X79Y80         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.140    infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.081ns (5.009%)  route 1.536ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.536     4.066    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X94Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/C
                         clock pessimism              0.246    10.435    
                         clock uncertainty           -0.046    10.389    
    SLICE_X94Y7          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.323    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.081ns (5.009%)  route 1.536ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.536     4.066    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X95Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/C
                         clock pessimism              0.246    10.435    
                         clock uncertainty           -0.046    10.389    
    SLICE_X95Y7          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.323    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.081ns (5.009%)  route 1.536ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.536     4.066    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X95Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X95Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/C
                         clock pessimism              0.246    10.435    
                         clock uncertainty           -0.046    10.389    
    SLICE_X95Y7          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    10.323    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.079ns (5.327%)  route 1.404ns (94.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 10.136 - 8.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.861ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.778ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.174     2.417    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.496 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         1.404     3.900    infra/dma/xdma/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X77Y56         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.923    10.136    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X77Y56         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/C
                         clock pessimism              0.191    10.327    
                         clock uncertainty           -0.046    10.281    
    SLICE_X77Y56         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.215    infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.081ns (5.586%)  route 1.369ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.369     3.899    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X96Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/C
                         clock pessimism              0.191    10.380    
                         clock uncertainty           -0.046    10.334    
    SLICE_X96Y8          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.268    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.081ns (5.586%)  route 1.369ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.369     3.899    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X96Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/C
                         clock pessimism              0.191    10.380    
                         clock uncertainty           -0.046    10.334    
    SLICE_X96Y8          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    10.268    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.081ns (5.586%)  route 1.369ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.369     3.899    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X96Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/C
                         clock pessimism              0.191    10.380    
                         clock uncertainty           -0.046    10.334    
    SLICE_X96Y8          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.268    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.081ns (5.586%)  route 1.369ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 10.189 - 8.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.778ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.369     3.899    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X96Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.976    10.189    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/C
                         clock pessimism              0.191    10.380    
                         clock uncertainty           -0.046    10.334    
    SLICE_X96Y8          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    10.268    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.198ns (routing 0.471ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.522ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.198     1.344    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.383 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         0.203     1.586    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X87Y29         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.349     1.516    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X87Y29         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/C
                         clock pessimism             -0.124     1.392    
    SLICE_X87Y29         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.372    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.198ns (routing 0.471ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.522ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.198     1.344    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.383 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         0.203     1.586    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X87Y29         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.349     1.516    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X87Y29         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/C
                         clock pessimism             -0.124     1.392    
    SLICE_X87Y29         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.372    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.198ns (routing 0.471ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.522ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.198     1.344    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X86Y26         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.383 f  infra/dma/xdma/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=189, routed)         0.203     1.586    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X87Y29         FDCE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.349     1.516    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X87Y29         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/C
                         clock pessimism             -0.124     1.392    
    SLICE_X87Y29         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.372    infra/dma/xdma/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.038ns (16.034%)  route 0.199ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.182ns (routing 0.471ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.522ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.182     1.328    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y80         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.366 r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.199     1.565    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X78Y96         FDPE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.317     1.484    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X78Y96         FDPE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/C
                         clock pessimism             -0.119     1.365    
    SLICE_X78Y96         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.345    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.038ns (16.034%)  route 0.199ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.182ns (routing 0.471ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.522ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.182     1.328    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y80         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.366 r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.199     1.565    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X78Y96         FDPE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.317     1.484    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X78Y96         FDPE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                         clock pessimism             -0.119     1.365    
    SLICE_X78Y96         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.345    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.038ns (16.034%)  route 0.199ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.182ns (routing 0.471ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.522ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.182     1.328    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y80         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.366 r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.199     1.565    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X78Y96         FDPE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.317     1.484    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X78Y96         FDPE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/C
                         clock pessimism             -0.119     1.365    
    SLICE_X78Y96         FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.345    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__4/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.038ns (16.034%)  route 0.199ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.182ns (routing 0.471ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.522ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.182     1.328    infra/dma/xdma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y80         FDCE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.366 r  infra/dma/xdma/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.199     1.565    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X78Y96         FDPE                                         f  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__4/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.317     1.484    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X78Y96         FDPE                                         r  infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__4/C
                         clock pessimism             -0.119     1.365    
    SLICE_X78Y96         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.345    infra/dma/xdma/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.040ns (18.519%)  route 0.176ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.216ns (routing 0.471ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.522ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.216     1.362    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.176     1.578    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X94Y29         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.372     1.539    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg/C
                         clock pessimism             -0.162     1.377    
    SLICE_X94Y29         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.357    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_2_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.040ns (18.519%)  route 0.176ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.216ns (routing 0.471ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.522ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.216     1.362    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.176     1.578    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X94Y29         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.372     1.539    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                         clock pessimism             -0.162     1.377    
    SLICE_X94Y29         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.357    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_2_reg/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.040ns (18.519%)  route 0.176ns (81.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.216ns (routing 0.471ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.522ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.216     1.362    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.176     1.578    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X94Y29         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.372     1.539    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_2_reg/C
                         clock pessimism             -0.162     1.377    
    SLICE_X94Y29         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.357    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_2_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_clk rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.798ns (38.984%)  route 1.249ns (61.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 10.148 - 8.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 6.378 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.778ns, distribution 1.157ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135     2.378    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     3.126 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.343     3.469    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.519 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           0.906     4.425    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X92Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.935    10.148    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X92Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                         clock pessimism              0.000    10.148    
                         clock uncertainty           -0.046    10.102    
    SLICE_X92Y18         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    10.036    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  5.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.425ns (41.790%)  route 0.592ns (58.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.471ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.522ns, distribution 0.830ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.180     1.326    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.729 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.169     1.898    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.920 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           0.423     2.343    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X92Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.352     1.519    infra/dma/xdma/inst/pcie4_ip_i/inst/user_clk
    SLICE_X92Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                         clock pessimism              0.000     1.519    
    SLICE_X92Y18         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.499    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.844    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk160s_u
  To Clock:  clk160s_u

Setup :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.993%)  route 0.529ns (87.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 10.886 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.529     4.224    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y232        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    10.886    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                         clock pessimism             -1.121     9.765    
                         clock uncertainty           -0.067     9.698    
    SLICE_X74Y232        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.632    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.993%)  route 0.529ns (87.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 10.886 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.529     4.224    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y232        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    10.886    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                         clock pessimism             -1.121     9.765    
                         clock uncertainty           -0.067     9.698    
    SLICE_X74Y232        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.632    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_b_reg/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X74Y231        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_b_reg
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X73Y231        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X74Y231        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_e_reg/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X74Y231        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_e_reg
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X74Y231        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 10.882 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     4.200    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    10.882    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                         clock pessimism             -1.121     9.761    
                         clock uncertainty           -0.067     9.694    
    SLICE_X73Y231        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.628    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.079ns (15.832%)  route 0.420ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 10.878 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.420     4.115    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y230        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.046    10.878    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
                         clock pessimism             -1.121     9.757    
                         clock uncertainty           -0.067     9.690    
    SLICE_X74Y230        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.624    ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/CLR
                            (recovery check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u rise@6.250ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.079ns (15.832%)  route 0.420ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 10.878 - 6.250 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -1.121ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.508    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.892    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.765 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.250     1.015    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.043 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.200     2.243    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.116 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     2.364    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.392 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     3.616    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.695 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.420     4.115    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y230        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      6.250     6.250 r  
    AV16                                              0.000     6.250 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     6.250    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     6.645 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.685    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.685 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.018    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.648 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.219     7.867    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.891 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           1.070     8.961    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     9.591 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217     9.808    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.832 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.046    10.878    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                         clock pessimism             -1.121     9.757    
                         clock uncertainty           -0.067     9.690    
    SLICE_X74Y230        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.624    ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div8_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.041ns (29.286%)  route 0.099ns (70.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.099     2.773    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y229        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div8_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     1.936    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
                         clock pessimism              0.755     2.691    
    SLICE_X71Y229        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.671    ttc/ttccmd/decode/rx_ab/div8_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div8_reg[1]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.041ns (29.286%)  route 0.099ns (70.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.099     2.773    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y229        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div8_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     1.936    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
                         clock pessimism              0.755     2.691    
    SLICE_X71Y229        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.671    ttc/ttccmd/decode/rx_ab/div8_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/l1a_reg/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     2.644    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.683 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.098     2.781    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y227        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/l1a_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.769     1.927    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                         clock pessimism              0.755     2.682    
    SLICE_X73Y227        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.662    ttc/ttccmd/decode/rx_dec_core/l1a_reg
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.108ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     2.798    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.785     1.943    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/C
                         clock pessimism              0.755     2.698    
    SLICE_X72Y227        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.678    ttc/ttccmd/decode/rx_ab/strng_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.108ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     2.798    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.785     1.943    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/C
                         clock pessimism              0.755     2.698    
    SLICE_X72Y227        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.678    ttc/ttccmd/decode/rx_ab/strng_length_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     2.798    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     1.939    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/C
                         clock pessimism              0.755     2.694    
    SLICE_X72Y227        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.674    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     2.798    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     1.939    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                         clock pessimism              0.755     2.694    
    SLICE_X72Y227        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.674    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     2.804    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     1.942    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
                         clock pessimism              0.755     2.697    
    SLICE_X71Y227        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.677    ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     2.804    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     1.942    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/C
                         clock pessimism              0.755     2.697    
    SLICE_X71Y227        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.677    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk160s_u  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u rise@0.000ns - clk160s_u rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.264 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.304    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.304 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.500    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.730 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.148     0.878    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.895 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.668     1.563    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.793 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     1.940    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.957 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     2.633    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.674 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     2.804    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u rise edge)
                                                      0.000     0.000 r  
    AV16                                              0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/osc_clock/ibufds_osc/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  infra/osc_clock/ibufds_osc/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    infra/osc_clock/ibufds_osc/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  infra/osc_clock/ibufds_osc/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.626    infra/osc_clock/osc_clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  infra/osc_clock/mmcm/CLKOUT1
                         net (fo=1, routed)           0.169     0.500    infra/osc_clock/clk_40ext_i
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.519 r  infra/osc_clock/bufg_40ext/O
                         net (fo=1, routed)           0.748     1.267    ttc/clocks/clk_40
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.972 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.139    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.158 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     1.942    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/C
                         clock pessimism              0.755     2.697    
    SLICE_X71Y227        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.677    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk160s_u_1
  To Clock:  clk160s_u_1

Setup :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.993%)  route 0.529ns (87.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 12.208 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.529     5.672    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y232        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    12.208    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]/C
                         clock pessimism             -0.995    11.213    
                         clock uncertainty           -0.067    11.146    
    SLICE_X74Y232        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.080    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.993%)  route 0.529ns (87.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 12.208 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.529     5.672    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y232        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.054    12.208    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y232        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]/C
                         clock pessimism             -0.995    11.213    
                         clock uncertainty           -0.067    11.146    
    SLICE_X74Y232        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.080    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[3]
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_b_reg/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_b_reg/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X74Y231        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_b_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X73Y231        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X74Y231        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_e_reg/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_e_reg/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X74Y231        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_e_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X74Y231        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 12.204 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.505     5.648    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y231        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.050    12.204    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y231        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]/C
                         clock pessimism             -0.995    11.209    
                         clock uncertainty           -0.067    11.142    
    SLICE_X73Y231        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.076    ttc/ttccmd/decode/rx_dec_core/brc_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.079ns (15.832%)  route 0.420ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 12.200 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.420     5.563    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y230        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.046    12.200    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg/C
                         clock pessimism             -0.995    11.205    
                         clock uncertainty           -0.067    11.138    
    SLICE_X74Y230        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.072    ttc/ttccmd/decode/rx_dec_core/double_bit_error_reg
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/CLR
                            (recovery check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk160s_u_1 rise@6.250ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.079ns (15.832%)  route 0.420ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 12.200 - 6.250 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    -0.995ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.939     2.182    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.247     2.302    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.330 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.361     3.691    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.127     3.564 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     3.812    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.840 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.224     5.064    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.143 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.420     5.563    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X74Y230        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      6.250     6.250 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.250 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     6.349    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.463 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.739     8.202    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.832 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.216     9.048    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.072 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           1.211    10.283    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.630    10.913 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.217    11.130    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.154 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         1.046    12.200    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X74Y230        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg/C
                         clock pessimism             -0.995    11.205    
                         clock uncertainty           -0.067    11.138    
    SLICE_X74Y230        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.072    ttc/ttccmd/decode/rx_dec_core/single_bit_error_reg
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div8_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.041ns (29.286%)  route 0.099ns (70.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.099     3.561    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y229        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div8_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     2.751    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div8_reg[0]/C
                         clock pessimism              0.728     3.479    
    SLICE_X71Y229        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     3.459    ttc/ttccmd/decode/rx_ab/div8_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div8_reg[1]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.041ns (29.286%)  route 0.099ns (70.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.099     3.561    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y229        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div8_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.778     2.751    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div8_reg[1]/C
                         clock pessimism              0.728     3.479    
    SLICE_X71Y229        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.459    ttc/ttccmd/decode/rx_ab/div8_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_dec_core/l1a_reg/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.687     3.432    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.471 r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/Q
                         net (fo=72, routed)          0.098     3.569    ttc/ttccmd/decode/rx_dec_core/reset_i
    SLICE_X73Y227        FDCE                                         f  ttc/ttccmd/decode/rx_dec_core/l1a_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.769     2.742    ttc/ttccmd/decode/rx_dec_core/clk
    SLICE_X73Y227        FDCE                                         r  ttc/ttccmd/decode/rx_dec_core/l1a_reg/C
                         clock pessimism              0.728     3.470    
    SLICE_X73Y227        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     3.450    ttc/ttccmd/decode/rx_dec_core/l1a_reg
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.108ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     3.586    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.785     2.758    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/strng_length_reg[2]/C
                         clock pessimism              0.728     3.486    
    SLICE_X72Y227        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.466    ttc/ttccmd/decode/rx_ab/strng_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.108ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     3.586    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.785     2.758    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/strng_length_reg[3]/C
                         clock pessimism              0.728     3.486    
    SLICE_X72Y227        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.466    ttc/ttccmd/decode/rx_ab/strng_length_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     3.586    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     2.754    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]/C
                         clock pessimism              0.728     3.482    
    SLICE_X72Y227        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     3.462    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.124     3.586    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X72Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.781     2.754    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X72Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]/C
                         clock pessimism              0.728     3.482    
    SLICE_X72Y227        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.462    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     3.592    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     2.757    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]/C
                         clock pessimism              0.728     3.485    
    SLICE_X71Y227        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.465    ttc/ttccmd/decode/rx_ab/cdrdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     3.592    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     2.757    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]/C
                         clock pessimism              0.728     3.485    
    SLICE_X71Y227        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     3.465    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk160s_u_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk160s_u_1 rise@0.000ns - clk160s_u_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.061     1.207    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.437 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.146     1.583    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.600 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.751     2.351    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                      0.230     2.581 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.147     2.728    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.745 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.676     3.421    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X68Y229        FDCE                                         r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.462 r  ttc/ttccmd/decode/rx_ab/cdr_lock_reg/Q
                         net (fo=20, routed)          0.130     3.592    ttc/ttccmd/decode/rx_ab/cdr_lock_reg_n_0
    SLICE_X71Y227        FDCE                                         f  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk160s_u_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=16225, routed)       1.183     1.350    infra/clocks/clki_fr
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.055 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.166     1.221    infra/clocks/clk_aux_i
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.240 r  infra/clocks/bufgaux/O
                         net (fo=1, routed)           0.842     2.082    ttc/clocks/clk_40pseudo
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN2_CLKOUT2)
                                                     -0.295     1.787 r  ttc/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.167     1.954    ttc/clocks/clk160s_u
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.973 r  ttc/clocks/bufr_160s/O
    X2Y3 (CLOCK_ROOT)    net (fo=124, routed)         0.784     2.757    ttc/ttccmd/decode/rx_ab/cdrclk_in
    SLICE_X71Y227        FDCE                                         r  ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]/C
                         clock pessimism              0.728     3.485    
    SLICE_X71Y227        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     3.465    ttc/ttccmd/decode/rx_ab/div_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_clk
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X95Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X95Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X95Y8          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X94Y8          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][2]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][2]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X94Y8          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X95Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X95Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X95Y8          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][0]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][0]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X94Y8          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][0]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][2]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.081ns (4.894%)  route 1.574ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 6.200 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.784ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.574     4.104    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.987     6.200    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][2]/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.046     6.154    
    SLICE_X94Y8          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.088    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][0]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.081ns (4.897%)  route 1.573ns (95.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 6.202 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.784ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.573     4.103    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.989     6.202    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][0]/C
                         clock pessimism              0.000     6.202    
                         clock uncertainty           -0.046     6.156    
    SLICE_X94Y8          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.090    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][0]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.081ns (4.897%)  route 1.573ns (95.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 6.202 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.784ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.573     4.103    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.989     6.202    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/C
                         clock pessimism              0.000     6.202    
                         clock uncertainty           -0.046     6.156    
    SLICE_X94Y8          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.090    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][2]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.081ns (4.897%)  route 1.573ns (95.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 6.202 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.784ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.573     4.103    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X94Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.989     6.202    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X94Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][2]/C
                         clock pessimism              0.000     6.202    
                         clock uncertainty           -0.046     6.156    
    SLICE_X94Y8          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.090    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][2]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][6]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.081ns (4.897%)  route 1.573ns (95.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 6.202 - 4.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.861ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.784ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       2.206     2.449    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.573     4.103    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X95Y8          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.989     6.202    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X95Y8          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][6]/C
                         clock pessimism              0.000     6.202    
                         clock uncertainty           -0.046     6.156    
    SLICE_X95Y8          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.090    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][6]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  1.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.040ns (12.195%)  route 0.288ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.526ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=3, routed)           0.288     1.693    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X92Y31         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.353     1.520    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y31         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/C
                         clock pessimism              0.000     1.520    
    SLICE_X92Y31         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.500    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.040ns (12.195%)  route 0.288ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.526ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=3, routed)           0.288     1.693    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X92Y31         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.349     1.516    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X92Y31         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/C
                         clock pessimism              0.000     1.516    
    SLICE_X92Y31         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.496    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.040ns (7.067%)  route 0.526ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.526ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.526     1.931    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y5          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.386     1.553    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y5          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/C
                         clock pessimism              0.000     1.553    
    SLICE_X93Y5          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.533    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.040ns (7.067%)  route 0.526ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.526ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.526     1.931    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y5          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.386     1.553    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y5          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][2]/C
                         clock pessimism              0.000     1.553    
    SLICE_X93Y5          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.533    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.040ns (7.067%)  route 0.526ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.526ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.526     1.931    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y5          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.382     1.549    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y5          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][2]/C
                         clock pessimism              0.000     1.549    
    SLICE_X93Y5          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.529    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.040ns (7.067%)  route 0.526ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.526ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.526     1.931    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y5          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.382     1.549    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y5          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][2]/C
                         clock pessimism              0.000     1.549    
    SLICE_X93Y5          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.529    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.040ns (6.791%)  route 0.549ns (93.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.526ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.549     1.954    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y4          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.387     1.554    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][2]/C
                         clock pessimism              0.000     1.554    
    SLICE_X93Y4          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.534    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.040ns (6.791%)  route 0.549ns (93.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.526ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.549     1.954    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y4          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.387     1.554    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][2]/C
                         clock pessimism              0.000     1.554    
    SLICE_X93Y4          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.534    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.040ns (6.791%)  route 0.549ns (93.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.526ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.549     1.954    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y4          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.383     1.550    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/C
                         clock pessimism              0.000     1.550    
    SLICE_X93Y4          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.530    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][3]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.040ns (6.791%)  route 0.549ns (93.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.471ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.526ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=16225, routed)       1.219     1.365    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X94Y29         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.549     1.954    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X93Y4          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.383     1.550    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X93Y4          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][3]/C
                         clock pessimism              0.000     1.550    
    SLICE_X93Y4          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.530    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.079ns (5.441%)  route 1.373ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.208ns (routing 0.846ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.766ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         2.208     2.451    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         1.373     3.903    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR[0]
    SLICE_X96Y30         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.943     6.156    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X96Y30         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.185     6.341    
                         clock uncertainty           -0.046     6.294    
    SLICE_X96Y30         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     6.228    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.079ns (10.882%)  route 0.647ns (89.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 6.187 - 4.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.208ns (routing 0.846ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.766ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         2.208     2.451    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.530 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         0.647     3.177    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR[0]
    SLICE_X98Y17         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.974     6.187    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X98Y17         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.185     6.372    
                         clock uncertainty           -0.046     6.325    
    SLICE_X98Y17         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     6.259    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@-4.000ns)
  Data Path Delay:        2.386ns  (logic 0.798ns (33.445%)  route 1.588ns (66.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 6.165 - 4.000 ) 
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.766ns, distribution 1.186ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                     -4.000    -4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    -4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    -3.887    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    -3.757 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135    -1.622    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748    -0.874 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.343    -0.531    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    -0.481 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           1.245     0.764    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X93Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.952     6.165    infra/dma/xdma/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.000     6.165    
                         clock uncertainty           -0.046     6.119    
    SLICE_X93Y18         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     6.053    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@-4.000ns)
  Data Path Delay:        2.386ns  (logic 0.798ns (33.445%)  route 1.588ns (66.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 6.165 - 4.000 ) 
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.863ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.766ns, distribution 1.186ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                     -4.000    -4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    -4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    -3.887    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    -3.757 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        2.135    -1.622    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748    -0.874 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.343    -0.531    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    -0.481 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           1.245     0.764    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X93Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.952     6.165    infra/dma/xdma/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     6.165    
                         clock uncertainty           -0.046     6.119    
    SLICE_X93Y18         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     6.053    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.039ns (11.642%)  route 0.296ns (88.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.220ns (routing 0.462ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.515ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.220     1.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         0.296     1.701    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR[0]
    SLICE_X98Y17         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.381     1.548    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X98Y17         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.126     1.422    
    SLICE_X98Y17         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.402    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.039ns (5.563%)  route 0.662ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.220ns (routing 0.462ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.515ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.220     1.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X103Y10        FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.405 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=200, routed)         0.662     2.067    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR[0]
    SLICE_X96Y30         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.360     1.527    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X96Y30         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.126     1.401    
    SLICE_X96Y30         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.381    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.425ns (36.109%)  route 0.752ns (63.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.471ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.515ns, distribution 0.851ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.180     1.326    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.729 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.169     1.898    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.920 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           0.583     2.503    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X93Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.366     1.533    infra/dma/xdma/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.000     1.533    
    SLICE_X93Y18         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.513    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.425ns (36.109%)  route 0.752ns (63.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.471ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.515ns, distribution 0.851ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1966, routed)        1.180     1.326    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.729 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=2, routed)           0.169     1.898    infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X92Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.920 f  infra/dma/xdma/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=3, routed)           0.583     2.503    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X93Y18         FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/txoutclk_out[0]
    BUFG_GT_X1Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=364, routed)         1.366     1.533    infra/dma/xdma/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X93Y18         FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     1.533    
    SLICE_X93Y18         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.513    infra/dma/xdma/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.076ns (14.532%)  route 0.447ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.447     1.088    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.076ns (14.532%)  route 0.447ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.447     1.088    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.076ns (14.532%)  route 0.447ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.447     1.088    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.076ns (14.532%)  route 0.447ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.447     1.088    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y1          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.087    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.378    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.087    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.378    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.087    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.378    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.087    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y1          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y1          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.005     8.490    
                         clock uncertainty           -0.046     8.444    
    SLICE_X96Y1          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.378    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.076ns (15.900%)  route 0.402ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.043    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y2          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.076ns (15.900%)  route 0.402ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.641 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.043    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     8.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.005     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X96Y2          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.376    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  7.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.485%)  route 0.131ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.131     0.487    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y3          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.003     0.359    
    SLICE_X96Y3          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.339    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.485%)  route 0.131ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.131     0.487    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y3          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.003     0.359    
    SLICE_X96Y3          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.339    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.003     0.367    
    SLICE_X96Y2          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.003     0.367    
    SLICE_X96Y2          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.003     0.367    
    SLICE_X96Y2          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.003     0.367    
    SLICE_X96Y2          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.347    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.003     0.363    
    SLICE_X96Y2          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.343    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.003     0.363    
    SLICE_X96Y2          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.343    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.003     0.363    
    SLICE_X96Y2          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.343    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X97Y5          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.178     0.534    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X96Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y0         BUFG_GT                      0.000     0.000 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X96Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.003     0.363    
    SLICE_X96Y2          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.343    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_sys_clk
  To Clock:  pcie_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.273%)  route 0.690ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.690     1.893    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[1]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y2          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.273%)  route 0.690ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.690     1.893    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[2]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y2          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.273%)  route 0.690ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.690     1.893    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[3]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y2          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.273%)  route 0.690ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.690     1.893    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[5]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y2          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[5]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.273%)  route 0.690ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.690     1.893    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[6]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y2          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[6]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.079ns (10.477%)  route 0.675ns (89.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 10.825 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.675     1.878    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X99Y2          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.483    10.825    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y2          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism              0.244    11.068    
                         clock uncertainty           -0.035    11.033    
    SLICE_X99Y2          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    10.967    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/den_reg/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.079ns (10.897%)  route 0.646ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.646     1.849    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y3          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/den_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/den_reg/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y3          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/den_reg
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                  9.122    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.079ns (10.897%)  route 0.646ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.646     1.849    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y3          FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y3          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[0]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y3          FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                  9.122    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.079ns (10.897%)  route 0.646ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.646     1.849    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X98Y3          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.487    10.829    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X98Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[4]/C
                         clock pessimism              0.244    11.072    
                         clock uncertainty           -0.035    11.037    
    SLICE_X98Y3          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    10.971    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_state_reg[4]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                  9.122    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[12]/CLR
                            (recovery check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk rise@10.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.079ns (11.142%)  route 0.630ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 10.827 - 10.000 ) 
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.336     0.336 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.114     0.450    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.580 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.544     1.124    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.203 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.630     1.833    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X99Y3          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.129    10.129 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.099    10.228    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.342 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.485    10.827    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X99Y3          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[12]/C
                         clock pessimism              0.244    11.070    
                         clock uncertainty           -0.035    11.035    
    SLICE_X99Y3          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.969    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[12]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  9.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDPE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.320     0.581    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X97Y7          FDRE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.620 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.098     0.718    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X97Y7          FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.369     0.775    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X97Y7          FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism             -0.181     0.595    
    SLICE_X97Y7          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.575    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.319     0.580    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X98Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.618 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=4, routed)           0.097     0.715    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X99Y13         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.364     0.770    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X99Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/C
                         clock pessimism             -0.181     0.590    
    SLICE_X99Y13         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.570    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.319     0.580    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X98Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.618 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=4, routed)           0.097     0.715    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X99Y13         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.364     0.770    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X99Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/C
                         clock pessimism             -0.181     0.590    
    SLICE_X99Y13         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.570    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.319     0.580    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X98Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.618 r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=4, routed)           0.097     0.715    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X99Y13         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.364     0.770    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X99Y13         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/C
                         clock pessimism             -0.181     0.590    
    SLICE_X99Y13         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.570    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[11]/CLR
                            (removal check against rising-edge clock pcie_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk rise@0.000ns - pcie_sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.024%)  route 0.166ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.074     0.188    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.261 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.310     0.571    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X100Y10        FDPE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.610 f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=71, routed)          0.166     0.776    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X101Y3         FDCE                                         f  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/dma/pcie_sys_clk_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.238     0.238 r  infra/dma/ibufds_sys_clk/ODIV2
                         net (fo=2, routed)           0.086     0.324    infra/dma/xdma/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X1Y2         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.406 r  infra/dma/xdma/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=483, routed)         0.375     0.781    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X101Y3         FDCE                                         r  infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[11]/C
                         clock pessimism             -0.174     0.607    
    SLICE_X101Y3         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.587    infra/dma/xdma/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.xdma_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/di_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.189    





