{
  "Top": "nn_inference",
  "RtlTop": "nn_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "nn_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_img": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "input_img",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bram_output": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "bram_output",
          "name": "bram_output",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bram_output_ap_vld",
          "name": "bram_output_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/samuel\/MpSoc4Drones\/ip\/nn_inference_ap_vld_stream.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top nn_inference -name nn_inference",
      "set_directive_top nn_inference -name nn_inference"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nn_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "14910"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nn_inference",
    "Version": "1.0",
    "DisplayName": "Nn_inference",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nn_inference_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/nn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nn_inference_control_s_axi.vhd",
      "impl\/vhdl\/nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_0.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_1.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_2.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_3.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_4.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_5.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_6.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_7.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_8.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_9.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_10.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_11.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_12.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_13.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_14.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_15.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_16.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_17.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_18.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_19.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_20.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_21.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_22.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_23.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_24.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_25.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_26.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_27.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_28.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_29.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_30.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_31.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_32.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_33.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_34.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_35.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_36.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_37.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_38.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_39.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_40.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_41.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_42.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_43.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_44.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_45.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_46.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_47.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_48.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_49.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_50.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_51.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_52.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_53.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_54.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_55.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_56.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_57.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_58.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_59.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_60.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_61.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_62.vhd",
      "impl\/vhdl\/nn_inference_layer2_weights_V_63.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_0.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_1.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_2.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_3.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_4.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_5.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_6.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_7.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_8.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_9.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_10.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_11.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_12.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_13.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_14.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_15.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_16.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_17.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_18.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_19.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_20.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_21.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_22.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_23.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_24.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_25.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_26.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_27.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_28.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_29.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_30.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_31.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_0.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_1.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_2.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_3.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_4.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_5.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_6.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_7.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_8.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_9.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_10.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_11.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_12.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_13.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_14.vhd",
      "impl\/vhdl\/nn_inference_layer4_weights_V_15.vhd",
      "impl\/vhdl\/nn_inference_mul_7s_32s_39_1_1.vhd",
      "impl\/vhdl\/nn_inference_mul_8s_32s_40_1_1.vhd",
      "impl\/vhdl\/nn_inference_mul_9s_32s_40_1_1.vhd",
      "impl\/vhdl\/nn_inference_mul_10s_32s_40_1_1.vhd",
      "impl\/vhdl\/nn_inference_mul_11s_32s_40_1_1.vhd",
      "impl\/vhdl\/nn_inference_mul_12s_32s_40_1_1.vhd",
      "impl\/vhdl\/nn_inference_new_input_V.vhd",
      "impl\/vhdl\/nn_inference_temp_output2_V_0.vhd",
      "impl\/vhdl\/nn_inference_temp_output3_V_0.vhd",
      "impl\/vhdl\/nn_inference_temp_output4_V_0.vhd",
      "impl\/vhdl\/nn_inference_temp_output_V_0.vhd",
      "impl\/vhdl\/nn_inference_weights_layer1_weights_V.vhd",
      "impl\/vhdl\/nn_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nn_inference_control_s_axi.v",
      "impl\/verilog\/nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/nn_inference_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_0.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_0_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_1.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_1_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_2.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_2_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_3.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_3_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_4.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_4_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_5.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_5_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_6.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_6_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_7.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_7_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_8.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_8_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_9.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_9_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_10.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_10_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_11.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_11_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_12.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_12_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_13.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_13_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_14.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_14_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_15.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_15_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_16.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_16_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_17.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_17_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_18.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_18_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_19.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_19_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_20.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_20_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_21.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_21_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_22.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_22_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_23.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_23_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_24.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_24_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_25.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_25_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_26.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_26_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_27.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_27_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_28.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_28_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_29.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_29_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_30.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_30_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_31.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_31_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_32.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_32_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_33.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_33_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_34.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_34_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_35.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_35_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_36.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_36_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_37.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_37_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_38.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_38_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_39.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_39_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_40.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_40_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_41.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_41_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_42.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_42_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_43.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_43_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_44.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_44_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_45.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_45_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_46.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_46_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_47.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_47_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_48.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_48_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_49.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_49_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_50.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_50_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_51.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_51_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_52.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_52_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_53.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_53_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_54.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_54_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_55.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_55_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_56.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_56_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_57.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_57_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_58.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_58_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_59.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_59_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_60.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_60_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_61.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_61_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_62.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_62_rom.dat",
      "impl\/verilog\/nn_inference_layer2_weights_V_63.v",
      "impl\/verilog\/nn_inference_layer2_weights_V_63_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_0.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_0_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_1.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_1_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_2.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_2_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_3.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_3_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_4.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_4_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_5.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_5_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_6.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_6_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_7.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_7_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_8.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_8_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_9.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_9_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_10.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_10_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_11.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_11_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_12.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_12_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_13.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_13_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_14.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_14_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_15.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_15_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_16.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_16_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_17.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_17_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_18.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_18_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_19.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_19_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_20.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_20_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_21.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_21_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_22.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_22_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_23.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_23_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_24.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_24_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_25.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_25_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_26.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_26_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_27.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_27_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_28.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_28_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_29.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_29_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_30.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_30_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_31.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_31_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_0.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_0_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_1.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_1_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_2.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_2_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_3.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_3_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_4.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_4_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_5.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_5_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_6.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_6_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_7.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_7_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_8.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_8_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_9.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_9_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_10.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_10_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_11.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_11_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_12.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_12_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_13.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_13_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_14.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_14_rom.dat",
      "impl\/verilog\/nn_inference_layer4_weights_V_15.v",
      "impl\/verilog\/nn_inference_layer4_weights_V_15_rom.dat",
      "impl\/verilog\/nn_inference_mul_7s_32s_39_1_1.v",
      "impl\/verilog\/nn_inference_mul_8s_32s_40_1_1.v",
      "impl\/verilog\/nn_inference_mul_9s_32s_40_1_1.v",
      "impl\/verilog\/nn_inference_mul_10s_32s_40_1_1.v",
      "impl\/verilog\/nn_inference_mul_11s_32s_40_1_1.v",
      "impl\/verilog\/nn_inference_mul_12s_32s_40_1_1.v",
      "impl\/verilog\/nn_inference_new_input_V.v",
      "impl\/verilog\/nn_inference_temp_output2_V_0.v",
      "impl\/verilog\/nn_inference_temp_output3_V_0.v",
      "impl\/verilog\/nn_inference_temp_output4_V_0.v",
      "impl\/verilog\/nn_inference_temp_output_V_0.v",
      "impl\/verilog\/nn_inference_weights_layer1_weights_V.v",
      "impl\/verilog\/nn_inference_weights_layer1_weights_V_rom.dat",
      "impl\/verilog\/nn_inference.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/nn_inference_v1_0\/data\/nn_inference.mdd",
      "impl\/misc\/drivers\/nn_inference_v1_0\/data\/nn_inference.tcl",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference.c",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference.h",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_hw.h",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_linux.c",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/nn_inference_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/nn_inference_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/nn_inference.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/samuel\/nn_15x15\/solution1\/.debug\/nn_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "nn_inference_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name nn_inference_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_inference_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name nn_inference_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "bram_output": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"bram_output": "DATA"},
      "ports": ["bram_output"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "bram_output"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "11",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"input_img": {
          "offset": "1024",
          "range": "1024"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1024",
          "argName": "input_img"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "bram_output": {
      "dir": "out",
      "width": "32"
    },
    "bram_output_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "nn_inference"},
    "Info": {"nn_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"nn_inference": {
        "Latency": {
          "LatencyBest": "14910",
          "LatencyAvg": "14910",
          "LatencyWorst": "14910",
          "PipelineII": "14911",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.285"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "225",
            "Latency": "227",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "col4_prod4",
            "TripCount": "14400",
            "Latency": "14401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "loop4",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "col1",
            "TripCount": "32",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "15"
          },
          {
            "Name": "loop3",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "col1",
            "TripCount": "16",
            "Latency": "22",
            "PipelineII": "1",
            "PipelineDepth": "8"
          },
          {
            "Name": "loop2",
            "TripCount": "16",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "col1",
            "TripCount": "10",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "loop1",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "3",
          "DSP": "15",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "13744",
          "AVAIL_FF": "141120",
          "UTIL_FF": "9",
          "LUT": "14372",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-02 05:56:02 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
