0.7
2020.2
Jun 10 2021
20:04:57
E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd,1670047318,vhdl,E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/cordic_v6_0_vh_rfs.vhd,,,cc_compare;ccm;ccm_dist_mem;ccm_dp_block_mem;ccm_operation;ccm_scaled_adder;ccm_sp_block_mem;ccm_syncmem;delay_line;dsp;dsp_pkg;hybrid;luts;mult18;mult_gen_v12_0_17;mult_gen_v12_0_17_comp;mult_gen_v12_0_17_pkg;mult_gen_v12_0_17_viv;mult_gen_v12_0_17_viv_comp;multmxn_lut6;op_resize;three_input_adder,,,,,,,,
