
# Program: Catapult Ultra Synthesis
# Version: 2023.2/1059873
#    File: Nlview netlist

module new "decimator:run:din:rsci:din:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-2 -attr oid 1 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/run.wen}
load port {din:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-3 -attr oid 2 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.oswt}
load port {din:rsci.biwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-4 -attr oid 3 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
load port {din:rsci.bdwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-5 -attr oid 4 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.bdwt}
load port {din:rsci.bcwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-6 -attr oid 5 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.bcwt}
load port {din:rsci.irdy.run.sct} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-7 -attr oid 6 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.irdy.run.sct}
load port {din:rsci.ivld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-8 -attr oid 7 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ivld}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-9 -attr oid 8 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-10 -attr oid 9 -attr vt d
load net {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-11 -attr oid 10 -attr vt d
load net {din:rsci.oswt} -port {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-12 -attr oid 11 -attr vt d
load net {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-13 -attr oid 12 -attr vt d
load net {din:rsci.biwt} -port {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-14 -attr oid 13 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
load net {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-15 -attr oid 14 -attr vt d
load net {din:rsci.bdwt} -port {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-16 -attr oid 15 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.bdwt}
load net {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-17 -attr oid 16 -attr vt d
load net {din:rsci.bcwt} -port {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-18 -attr oid 17 -attr vt d
load net {din:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-19 -attr oid 18 -attr vt d
load net {din:rsci.ogwt} -port {din:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-20 -attr oid 19 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.irdy.run.sct}
load net {din:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-21 -attr oid 20 -attr vt d
load net {din:rsci.ivld} -port {din:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-22 -attr oid 21 -attr vt d
load inst "temp:and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-23 -attr oid 22 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.oswt} -pin  "temp:and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.oswt}
load net {run.wen} -pin  "temp:and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/run.wen}
load net {din:rsci.bdwt} -pin  "temp:and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.bdwt}
load inst "temp:and#1" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-24 -attr oid 23 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.ogwt} -pin  "temp:and#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ogwt}
load net {din:rsci.ivld} -pin  "temp:and#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ivld}
load net {din:rsci.biwt} -pin  "temp:and#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
load inst "temp:not#1" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-25 -attr oid 24 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:not#1} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {din:rsci.bcwt} -pin  "temp:not#1" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.bcwt}
load net {temp:not#1.itm} -pin  "temp:not#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:not#1.itm}
load inst "temp:and#3" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-26 -attr oid 25 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.oswt} -pin  "temp:and#3" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.oswt}
load net {temp:not#1.itm} -pin  "temp:and#3" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:not#1.itm}
load net {din:rsci.ogwt} -pin  "temp:and#3" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ogwt}
### END MODULE 

module new "decimator:run:din:rsci:din:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-27 -attr oid 26 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-28 -attr oid 27 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/rst}
load port {din:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-29 -attr oid 28 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.oswt}
load port {din:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-30 -attr oid 29 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.wen_comp}
load portBus din:rsci.idat.mxwt(7:0) output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-31 -attr oid 30 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load port {din:rsci.biwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-32 -attr oid 31 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.biwt}
load port {din:rsci.bdwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-33 -attr oid 32 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bdwt}
load port {din:rsci.bcwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-34 -attr oid 33 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load portBus din:rsci.idat(7:0) input 8 {din:rsci.idat(7)} {din:rsci.idat(6)} {din:rsci.idat(5)} {din:rsci.idat(4)} {din:rsci.idat(3)} {din:rsci.idat(2)} {din:rsci.idat(1)} {din:rsci.idat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-35 -attr oid 34 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {din:rsci.idat.bfwt(0)} -attr vt d
load net {din:rsci.idat.bfwt(1)} -attr vt d
load net {din:rsci.idat.bfwt(2)} -attr vt d
load net {din:rsci.idat.bfwt(3)} -attr vt d
load net {din:rsci.idat.bfwt(4)} -attr vt d
load net {din:rsci.idat.bfwt(5)} -attr vt d
load net {din:rsci.idat.bfwt(6)} -attr vt d
load net {din:rsci.idat.bfwt(7)} -attr vt d
load netBundle {din:rsci.idat.bfwt} 8 {din:rsci.idat.bfwt(0)} {din:rsci.idat.bfwt(1)} {din:rsci.idat.bfwt(2)} {din:rsci.idat.bfwt(3)} {din:rsci.idat.bfwt(4)} {din:rsci.idat.bfwt(5)} {din:rsci.idat.bfwt(6)} {din:rsci.idat.bfwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-36 -attr oid 35 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-37 -attr oid 36 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-38 -attr oid 37 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-39 -attr oid 38 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-40 -attr oid 39 -attr vt d
load net {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-41 -attr oid 40 -attr vt d
load net {din:rsci.oswt} -port {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-42 -attr oid 41 -attr vt d
load net {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-43 -attr oid 42 -attr vt d
load net {din:rsci.wen_comp} -port {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-44 -attr oid 43 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -attr vt d
load net {din:rsci.idat.mxwt(1)} -attr vt d
load net {din:rsci.idat.mxwt(2)} -attr vt d
load net {din:rsci.idat.mxwt(3)} -attr vt d
load net {din:rsci.idat.mxwt(4)} -attr vt d
load net {din:rsci.idat.mxwt(5)} -attr vt d
load net {din:rsci.idat.mxwt(6)} -attr vt d
load net {din:rsci.idat.mxwt(7)} -attr vt d
load netBundle {din:rsci.idat.mxwt} 8 {din:rsci.idat.mxwt(0)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-45 -attr oid 44 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(0)} -port {din:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -port {din:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -port {din:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -port {din:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -port {din:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -port {din:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -port {din:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -port {din:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-46 -attr oid 45 -attr vt d
load net {din:rsci.biwt} -port {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-47 -attr oid 46 -attr vt d
load net {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-48 -attr oid 47 -attr vt d
load net {din:rsci.bdwt} -port {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-49 -attr oid 48 -attr vt d
load net {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-50 -attr oid 49 -attr vt d
load net {din:rsci.bcwt} -port {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-51 -attr oid 50 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load net {din:rsci.idat(0)} -attr vt d
load net {din:rsci.idat(1)} -attr vt d
load net {din:rsci.idat(2)} -attr vt d
load net {din:rsci.idat(3)} -attr vt d
load net {din:rsci.idat(4)} -attr vt d
load net {din:rsci.idat(5)} -attr vt d
load net {din:rsci.idat(6)} -attr vt d
load net {din:rsci.idat(7)} -attr vt d
load netBundle {din:rsci.idat} 8 {din:rsci.idat(0)} {din:rsci.idat(1)} {din:rsci.idat(2)} {din:rsci.idat(3)} {din:rsci.idat(4)} {din:rsci.idat(5)} {din:rsci.idat(6)} {din:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-52 -attr oid 51 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(0)} -port {din:rsci.idat(0)} -attr vt d
load net {din:rsci.idat(1)} -port {din:rsci.idat(1)} -attr vt d
load net {din:rsci.idat(2)} -port {din:rsci.idat(2)} -attr vt d
load net {din:rsci.idat(3)} -port {din:rsci.idat(3)} -attr vt d
load net {din:rsci.idat(4)} -port {din:rsci.idat(4)} -attr vt d
load net {din:rsci.idat(5)} -port {din:rsci.idat(5)} -attr vt d
load net {din:rsci.idat(6)} -port {din:rsci.idat(6)} -attr vt d
load net {din:rsci.idat(7)} -port {din:rsci.idat(7)} -attr vt d
load netBundle {din:rsci.idat} 8 {din:rsci.idat(0)} {din:rsci.idat(1)} {din:rsci.idat(2)} {din:rsci.idat(3)} {din:rsci.idat(4)} {din:rsci.idat(5)} {din:rsci.idat(6)} {din:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-53 -attr oid 52 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load inst "temp:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-54 -attr oid 53 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {din:rsci.bcwt} -pin  "temp:nor#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load net {din:rsci.biwt} -pin  "temp:nor#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.biwt}
load net {temp:nor#1.itm} -pin  "temp:nor#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor#1.itm}
load inst "temp:nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-55 -attr oid 54 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {temp:nor#1.itm} -pin  "temp:nor" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor#1.itm}
load net {din:rsci.bdwt} -pin  "temp:nor" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bdwt}
load net {temp:nor.itm} -pin  "temp:nor" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor.itm}
load inst "reg(din:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-56 -attr oid 55 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/reg(din:rsci.bcwt)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,1)"
load net {temp:nor.itm} -pin  "reg(din:rsci.bcwt)" {D(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:nor.itm}
load net {GND} -pin  "reg(din:rsci.bcwt)" {DRs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#1}
load net {clk} -pin  "reg(din:rsci.bcwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-57 -attr oid 56 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/clk}
load net {rst} -pin  "reg(din:rsci.bcwt)" {Rs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/rst}
load net {din:rsci.bcwt} -pin  "reg(din:rsci.bcwt)" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load inst "temp:not#2" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-58 -attr oid 57 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {din:rsci.oswt} -pin  "temp:not#2" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.oswt}
load net {temp:not#2.itm} -pin  "temp:not#2" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:not#2.itm}
load inst "temp:or#1" "or(3,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-59 -attr oid 58 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:or#1} -attr area 1.330000 -attr delay 0.114640 -attr qmod "nangate-45nm_beh.mgc_or(1,3,4)"
load net {temp:not#2.itm} -pin  "temp:or#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:not#2.itm}
load net {din:rsci.biwt} -pin  "temp:or#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.biwt}
load net {din:rsci.bcwt} -pin  "temp:or#1" {A2(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load net {din:rsci.wen_comp} -pin  "temp:or#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.wen_comp}
load inst "reg(din:rsci.idat.bfwt)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-60 -attr oid 59 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/reg(din:rsci.idat.bfwt)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {din:rsci.idat(0)} -pin  "reg(din:rsci.idat.bfwt)" {D(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(1)} -pin  "reg(din:rsci.idat.bfwt)" {D(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(2)} -pin  "reg(din:rsci.idat.bfwt)" {D(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(3)} -pin  "reg(din:rsci.idat.bfwt)" {D(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(4)} -pin  "reg(din:rsci.idat.bfwt)" {D(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(5)} -pin  "reg(din:rsci.idat.bfwt)" {D(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(6)} -pin  "reg(din:rsci.idat.bfwt)" {D(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(7)} -pin  "reg(din:rsci.idat.bfwt)" {D(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(1)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(2)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(3)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(4)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(5)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(6)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {GND} -pin  "reg(din:rsci.idat.bfwt)" {DRs(7)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/0#2}
load net {clk} -pin  "reg(din:rsci.idat.bfwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-61 -attr oid 60 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/clk}
load net {din:rsci.biwt} -pin  "reg(din:rsci.idat.bfwt)" {en(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.biwt}
load net {rst} -pin  "reg(din:rsci.idat.bfwt)" {Rs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/rst}
load net {din:rsci.idat.bfwt(0)} -pin  "reg(din:rsci.idat.bfwt)" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(1)} -pin  "reg(din:rsci.idat.bfwt)" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(2)} -pin  "reg(din:rsci.idat.bfwt)" {Z(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(3)} -pin  "reg(din:rsci.idat.bfwt)" {Z(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(4)} -pin  "reg(din:rsci.idat.bfwt)" {Z(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(5)} -pin  "reg(din:rsci.idat.bfwt)" {Z(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(6)} -pin  "reg(din:rsci.idat.bfwt)" {Z(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(7)} -pin  "reg(din:rsci.idat.bfwt)" {Z(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load inst "temp:mux#2" "mux(2,8)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-62 -attr oid 61 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/temp:mux#2} -attr area 25.536000 -attr delay 0.114098 -attr qmod "nangate-45nm_beh.mgc_mux(8,1,2,1)"
load net {din:rsci.idat(0)} -pin  "temp:mux#2" {A0(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(1)} -pin  "temp:mux#2" {A0(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(2)} -pin  "temp:mux#2" {A0(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(3)} -pin  "temp:mux#2" {A0(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(4)} -pin  "temp:mux#2" {A0(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(5)} -pin  "temp:mux#2" {A0(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(6)} -pin  "temp:mux#2" {A0(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat(7)} -pin  "temp:mux#2" {A0(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat}
load net {din:rsci.idat.bfwt(0)} -pin  "temp:mux#2" {A1(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(1)} -pin  "temp:mux#2" {A1(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(2)} -pin  "temp:mux#2" {A1(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(3)} -pin  "temp:mux#2" {A1(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(4)} -pin  "temp:mux#2" {A1(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(5)} -pin  "temp:mux#2" {A1(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(6)} -pin  "temp:mux#2" {A1(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.idat.bfwt(7)} -pin  "temp:mux#2" {A1(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.bfwt}
load net {din:rsci.bcwt} -pin  "temp:mux#2" {S(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.bcwt}
load net {din:rsci.idat.mxwt(0)} -pin  "temp:mux#2" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "temp:mux#2" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "temp:mux#2" {Z(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "temp:mux#2" {Z(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "temp:mux#2" {Z(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "temp:mux#2" {Z(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "temp:mux#2" {Z(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "temp:mux#2" {Z(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp/din:rsci.idat.mxwt}
### END MODULE 

module new "decimator:run:din:rsci" "orig" \
 -symlib {29b9d5da-e40d-48d5-8faf-d436922f985a-16 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-64 -attr oid 62 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-65 -attr oid 63 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-66 -attr oid 64 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-67 -attr oid 65 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.vld}
load port {din:rsc.rdy} input -symbol left_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-68 -attr oid 66 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-69 -attr oid 67 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/run.wen}
load port {din:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-70 -attr oid 68 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load port {din:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-71 -attr oid 69 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
load portBus din:rsci.idat.mxwt(7:0) output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-72 -attr oid 70 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load symbol "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(5,8)" EXT boxcolor 0 \
     port {rdy} output \
     port {vld} input \
     portBus dat input 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     port {irdy} input \
     port {ivld} output \
     portBus idat output 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "decimator:run:din:rsci:din:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {run.wen} input \
     port {din:rsci.oswt} input \
     port {din:rsci.biwt} output \
     port {din:rsci.bdwt} output \
     port {din:rsci.bcwt} input \
     port {din:rsci.irdy.run.sct} output \
     port {din:rsci.ivld} input \

load symbol "decimator:run:din:rsci:din:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {din:rsci.oswt} input \
     port {din:rsci.wen_comp} output \
     portBus din:rsci.idat.mxwt output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} \
     port {din:rsci.biwt} input \
     port {din:rsci.bdwt} input \
     port {din:rsci.bcwt} output \
     portBus din:rsci.idat input 8 {din:rsci.idat(7)} {din:rsci.idat(6)} {din:rsci.idat(5)} {din:rsci.idat(4)} {din:rsci.idat(3)} {din:rsci.idat(2)} {din:rsci.idat(1)} {din:rsci.idat(0)} \

load net {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-73 -attr oid 71 -attr vt d
load net {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-74 -attr oid 72 -attr vt d
load net {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-75 -attr oid 73 -attr vt d
load net {din:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-76 -attr oid 74 -attr vt d
load net {din:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-77 -attr oid 75 -attr vt d
load net {din:rsci.idat(0)} -attr vt d
load net {din:rsci.idat(1)} -attr vt d
load net {din:rsci.idat(2)} -attr vt d
load net {din:rsci.idat(3)} -attr vt d
load net {din:rsci.idat(4)} -attr vt d
load net {din:rsci.idat(5)} -attr vt d
load net {din:rsci.idat(6)} -attr vt d
load net {din:rsci.idat(7)} -attr vt d
load netBundle {din:rsci.idat} 8 {din:rsci.idat(0)} {din:rsci.idat(1)} {din:rsci.idat(2)} {din:rsci.idat(3)} {din:rsci.idat(4)} {din:rsci.idat(5)} {din:rsci.idat(6)} {din:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-78 -attr oid 76 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-79 -attr oid 77 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-80 -attr oid 78 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-81 -attr oid 79 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-82 -attr oid 80 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-83 -attr oid 81 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-84 -attr oid 82 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-85 -attr oid 83 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-86 -attr oid 84 -attr vt d
load net {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-87 -attr oid 85 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-88 -attr oid 86 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-89 -attr oid 87 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-90 -attr oid 88 -attr vt d
load net {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-91 -attr oid 89 -attr vt d
load net {din:rsci.oswt} -port {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-92 -attr oid 90 -attr vt d
load net {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-93 -attr oid 91 -attr vt d
load net {din:rsci.wen_comp} -port {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-94 -attr oid 92 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -attr vt d
load net {din:rsci.idat.mxwt(1)} -attr vt d
load net {din:rsci.idat.mxwt(2)} -attr vt d
load net {din:rsci.idat.mxwt(3)} -attr vt d
load net {din:rsci.idat.mxwt(4)} -attr vt d
load net {din:rsci.idat.mxwt(5)} -attr vt d
load net {din:rsci.idat.mxwt(6)} -attr vt d
load net {din:rsci.idat.mxwt(7)} -attr vt d
load netBundle {din:rsci.idat.mxwt} 8 {din:rsci.idat.mxwt(0)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-95 -attr oid 93 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(0)} -port {din:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -port {din:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -port {din:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -port {din:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -port {din:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -port {din:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -port {din:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -port {din:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load inst "decimator:run:din:rsci:din:wait_ctrl:inst" "decimator:run:din:rsci:din:wait_ctrl" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-96 -attr oid 94 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl:inst} -attr area 3.724000 -attr delay 0.194000 -attr hier "/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl"
load net {run.wen} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-97 -attr oid 95 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/run.wen}
load net {din:rsci.oswt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-98 -attr oid 96 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load net {din:rsci.biwt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-99 -attr oid 97 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.biwt}
load net {din:rsci.bdwt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-100 -attr oid 98 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.bdwt}
load net {din:rsci.bcwt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-101 -attr oid 99 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.bcwt}
load net {din:rsci.irdy.run.sct} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-102 -attr oid 100 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.irdy.run.sct}
load net {din:rsci.ivld} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-103 -attr oid 101 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.ivld}
load inst "decimator:run:din:rsci:din:wait_dp:inst" "decimator:run:din:rsci:din:wait_dp" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-104 -attr oid 102 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp:inst} -attr area 86.450000 -attr delay 0.300106 -attr hier "/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_dp"
load net {clk} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-105 -attr oid 103 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/clk}
load net {rst} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-106 -attr oid 104 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/rst}
load net {din:rsci.oswt} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-107 -attr oid 105 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load net {din:rsci.wen_comp} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-108 -attr oid 106 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.biwt} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-109 -attr oid 107 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.biwt}
load net {din:rsci.bdwt} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-110 -attr oid 108 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.bdwt}
load net {din:rsci.bcwt} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-111 -attr oid 109 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.bcwt}
load net {din:rsci.idat(0)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(1)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(2)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(3)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(4)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(5)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(6)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(7)} -pin  "decimator:run:din:rsci:din:wait_dp:inst" {din:rsci.idat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load inst "din:rsci" "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(5,8)" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-112 -attr oid 110 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci} -attr qmod "ccs_ioport.ccs_in_wait(5,8)"
load net {din:rsc.rdy} -pin  "din:rsci" {rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-113 -attr oid 111 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load net {din:rsc.vld} -pin  "din:rsci" {vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-114 -attr oid 112 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.vld}
load net {din:rsc.dat(0)} -pin  "din:rsci" {dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "din:rsci" {dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "din:rsci" {dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "din:rsci" {dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "din:rsci" {dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "din:rsci" {dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "din:rsci" {dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "din:rsci" {dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsci.irdy.run.sct} -pin  "din:rsci" {irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-115 -attr oid 113 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.irdy.run.sct}
load net {din:rsci.ivld} -pin  "din:rsci" {ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-116 -attr oid 114 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.ivld}
load net {din:rsci.idat(0)} -pin  "din:rsci" {idat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(1)} -pin  "din:rsci" {idat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(2)} -pin  "din:rsci" {idat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(3)} -pin  "din:rsci" {idat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(4)} -pin  "din:rsci" {idat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(5)} -pin  "din:rsci" {idat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(6)} -pin  "din:rsci" {idat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(7)} -pin  "din:rsci" {idat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
### END MODULE 

module new "decimator:run:dout:rsci:dout:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-117 -attr oid 115 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/run.wen}
load port {dout:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-118 -attr oid 116 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.oswt}
load port {dout:rsci.biwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-119 -attr oid 117 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
load port {dout:rsci.bdwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-120 -attr oid 118 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.bdwt}
load port {dout:rsci.bcwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-121 -attr oid 119 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.bcwt}
load port {dout:rsci.irdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-122 -attr oid 120 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.irdy}
load port {dout:rsci.ivld.run.sct} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-123 -attr oid 121 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.ivld.run.sct}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-124 -attr oid 122 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-125 -attr oid 123 -attr vt d
load net {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-126 -attr oid 124 -attr vt d
load net {dout:rsci.oswt} -port {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-127 -attr oid 125 -attr vt d
load net {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-128 -attr oid 126 -attr vt d
load net {dout:rsci.biwt} -port {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-129 -attr oid 127 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
load net {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-130 -attr oid 128 -attr vt d
load net {dout:rsci.bdwt} -port {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-131 -attr oid 129 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.bdwt}
load net {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-132 -attr oid 130 -attr vt d
load net {dout:rsci.bcwt} -port {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-133 -attr oid 131 -attr vt d
load net {dout:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-134 -attr oid 132 -attr vt d
load net {dout:rsci.irdy} -port {dout:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-135 -attr oid 133 -attr vt d
load net {dout:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-136 -attr oid 134 -attr vt d
load net {dout:rsci.ogwt} -port {dout:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-137 -attr oid 135 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.ivld.run.sct}
load inst "if#1:and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-138 -attr oid 136 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {dout:rsci.oswt} -pin  "if#1:and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.oswt}
load net {run.wen} -pin  "if#1:and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/run.wen}
load net {dout:rsci.bdwt} -pin  "if#1:and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.bdwt}
load inst "if#1:and#1" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-139 -attr oid 137 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {dout:rsci.ogwt} -pin  "if#1:and#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.ogwt}
load net {dout:rsci.irdy} -pin  "if#1:and#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.irdy}
load net {dout:rsci.biwt} -pin  "if#1:and#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
load inst "if#1:not#1" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-140 -attr oid 138 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:not#1} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {dout:rsci.bcwt} -pin  "if#1:not#1" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.bcwt}
load net {if#1:not#1.itm} -pin  "if#1:not#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:not#1.itm}
load inst "if#1:and#3" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-141 -attr oid 139 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {dout:rsci.oswt} -pin  "if#1:and#3" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.oswt}
load net {if#1:not#1.itm} -pin  "if#1:and#3" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:not#1.itm}
load net {dout:rsci.ogwt} -pin  "if#1:and#3" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.ogwt}
### END MODULE 

module new "decimator:run:dout:rsci:dout:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-142 -attr oid 140 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-143 -attr oid 141 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/rst}
load port {dout:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-144 -attr oid 142 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.oswt}
load port {dout:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-145 -attr oid 143 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.wen_comp}
load port {dout:rsci.biwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-146 -attr oid 144 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.biwt}
load port {dout:rsci.bdwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-147 -attr oid 145 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bdwt}
load port {dout:rsci.bcwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-148 -attr oid 146 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-149 -attr oid 147 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-150 -attr oid 148 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-151 -attr oid 149 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-152 -attr oid 150 -attr vt d
load net {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-153 -attr oid 151 -attr vt d
load net {dout:rsci.oswt} -port {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-154 -attr oid 152 -attr vt d
load net {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-155 -attr oid 153 -attr vt d
load net {dout:rsci.wen_comp} -port {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-156 -attr oid 154 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.wen_comp}
load net {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-157 -attr oid 155 -attr vt d
load net {dout:rsci.biwt} -port {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-158 -attr oid 156 -attr vt d
load net {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-159 -attr oid 157 -attr vt d
load net {dout:rsci.bdwt} -port {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-160 -attr oid 158 -attr vt d
load net {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-161 -attr oid 159 -attr vt d
load net {dout:rsci.bcwt} -port {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-162 -attr oid 160 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bcwt}
load inst "if#1:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-163 -attr oid 161 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {dout:rsci.bcwt} -pin  "if#1:nor#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bcwt}
load net {dout:rsci.biwt} -pin  "if#1:nor#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.biwt}
load net {if#1:nor#1.itm} -pin  "if#1:nor#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor#1.itm}
load inst "if#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-164 -attr oid 162 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {if#1:nor#1.itm} -pin  "if#1:nor" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor#1.itm}
load net {dout:rsci.bdwt} -pin  "if#1:nor" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bdwt}
load net {if#1:nor.itm} -pin  "if#1:nor" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor.itm}
load inst "reg(dout:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-165 -attr oid 163 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/reg(dout:rsci.bcwt)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,1)"
load net {if#1:nor.itm} -pin  "reg(dout:rsci.bcwt)" {D(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:nor.itm}
load net {GND} -pin  "reg(dout:rsci.bcwt)" {DRs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/0#1}
load net {clk} -pin  "reg(dout:rsci.bcwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-166 -attr oid 164 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/clk}
load net {rst} -pin  "reg(dout:rsci.bcwt)" {Rs(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/rst}
load net {dout:rsci.bcwt} -pin  "reg(dout:rsci.bcwt)" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bcwt}
load inst "if#1:not#2" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-167 -attr oid 165 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {dout:rsci.oswt} -pin  "if#1:not#2" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.oswt}
load net {if#1:not#2.itm} -pin  "if#1:not#2" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:not#2.itm}
load inst "if#1:or#1" "or(3,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-168 -attr oid 166 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:or#1} -attr area 1.330000 -attr delay 0.114640 -attr qmod "nangate-45nm_beh.mgc_or(1,3,4)"
load net {if#1:not#2.itm} -pin  "if#1:or#1" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/if#1:not#2.itm}
load net {dout:rsci.biwt} -pin  "if#1:or#1" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.biwt}
load net {dout:rsci.bcwt} -pin  "if#1:or#1" {A2(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.bcwt}
load net {dout:rsci.wen_comp} -pin  "if#1:or#1" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp/dout:rsci.wen_comp}
### END MODULE 

module new "decimator:run:dout:rsci" "orig" \
 -symlib {29b9d5da-e40d-48d5-8faf-d436922f985a-16 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-169 -attr oid 167 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-170 -attr oid 168 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/rst}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-171 -attr oid 169 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-172 -attr oid 170 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load port {dout:rsc.rdy} output -symbol right_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-173 -attr oid 171 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.rdy}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-174 -attr oid 172 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/run.wen}
load port {dout:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-175 -attr oid 173 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load port {dout:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-176 -attr oid 174 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
load portBus dout:rsci.idat(7:0) input 8 {dout:rsci.idat(7)} {dout:rsci.idat(6)} {dout:rsci.idat(5)} {dout:rsci.idat(4)} {dout:rsci.idat(3)} {dout:rsci.idat(2)} {dout:rsci.idat(1)} {dout:rsci.idat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-177 -attr oid 175 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load symbol "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(6,8)" EXT boxcolor 0 \
     port {irdy} output \
     port {ivld} input \
     portBus idat input 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     port {rdy} input \
     port {vld} output \
     portBus dat output 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "decimator:run:dout:rsci:dout:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {run.wen} input \
     port {dout:rsci.oswt} input \
     port {dout:rsci.biwt} output \
     port {dout:rsci.bdwt} output \
     port {dout:rsci.bcwt} input \
     port {dout:rsci.irdy} input \
     port {dout:rsci.ivld.run.sct} output \

load symbol "decimator:run:dout:rsci:dout:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {dout:rsci.oswt} input \
     port {dout:rsci.wen_comp} output \
     port {dout:rsci.biwt} input \
     port {dout:rsci.bdwt} input \
     port {dout:rsci.bcwt} output \

load net {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-178 -attr oid 176 -attr vt d
load net {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-179 -attr oid 177 -attr vt d
load net {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-180 -attr oid 178 -attr vt d
load net {dout:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-181 -attr oid 179 -attr vt d
load net {dout:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-182 -attr oid 180 -attr vt d
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-183 -attr oid 181 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-184 -attr oid 182 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-185 -attr oid 183 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-186 -attr oid 184 -attr vt d
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-187 -attr oid 185 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-188 -attr oid 186 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-189 -attr oid 187 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-190 -attr oid 188 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-191 -attr oid 189 -attr vt d
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-192 -attr oid 190 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-193 -attr oid 191 -attr vt d
load net {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-194 -attr oid 192 -attr vt d
load net {dout:rsci.oswt} -port {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-195 -attr oid 193 -attr vt d
load net {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-196 -attr oid 194 -attr vt d
load net {dout:rsci.wen_comp} -port {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-197 -attr oid 195 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
load net {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-198 -attr oid 196 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(0)} -port {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -port {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -port {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -port {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -port {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -port {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -port {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -port {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-199 -attr oid 197 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load inst "decimator:run:dout:rsci:dout:wait_ctrl:inst" "decimator:run:dout:rsci:dout:wait_ctrl" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-200 -attr oid 198 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl:inst} -attr area 3.724000 -attr delay 0.194000 -attr hier "/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl"
load net {run.wen} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-201 -attr oid 199 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/run.wen}
load net {dout:rsci.oswt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-202 -attr oid 200 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load net {dout:rsci.biwt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-203 -attr oid 201 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.biwt}
load net {dout:rsci.bdwt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-204 -attr oid 202 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.bdwt}
load net {dout:rsci.bcwt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-205 -attr oid 203 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.bcwt}
load net {dout:rsci.irdy} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-206 -attr oid 204 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.irdy}
load net {dout:rsci.ivld.run.sct} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-207 -attr oid 205 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.ivld.run.sct}
load inst "decimator:run:dout:rsci:dout:wait_dp:inst" "decimator:run:dout:rsci:dout:wait_dp" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-208 -attr oid 206 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp:inst} -attr area 9.842000 -attr delay 0.300106 -attr hier "/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_dp"
load net {clk} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-209 -attr oid 207 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/clk}
load net {rst} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-210 -attr oid 208 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/rst}
load net {dout:rsci.oswt} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-211 -attr oid 209 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load net {dout:rsci.wen_comp} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-212 -attr oid 210 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
load net {dout:rsci.biwt} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {dout:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-213 -attr oid 211 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.biwt}
load net {dout:rsci.bdwt} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {dout:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-214 -attr oid 212 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.bdwt}
load net {dout:rsci.bcwt} -pin  "decimator:run:dout:rsci:dout:wait_dp:inst" {dout:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-215 -attr oid 213 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.bcwt}
load inst "dout:rsci" "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(6,8)" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-216 -attr oid 214 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci} -attr qmod "ccs_ioport.ccs_out_wait(6,8)"
load net {dout:rsci.irdy} -pin  "dout:rsci" {irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-217 -attr oid 215 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.irdy}
load net {dout:rsci.ivld.run.sct} -pin  "dout:rsci" {ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-218 -attr oid 216 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.ivld.run.sct}
load net {dout:rsci.idat(0)} -pin  "dout:rsci" {idat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "dout:rsci" {idat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "dout:rsci" {idat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "dout:rsci" {idat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "dout:rsci" {idat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "dout:rsci" {idat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "dout:rsci" {idat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "dout:rsci" {idat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsc.rdy} -pin  "dout:rsci" {rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-219 -attr oid 217 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.rdy}
load net {dout:rsc.vld} -pin  "dout:rsci" {vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-220 -attr oid 218 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load net {dout:rsc.dat(0)} -pin  "dout:rsci" {dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "dout:rsci" {dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "dout:rsci" {dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "dout:rsci" {dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "dout:rsci" {dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "dout:rsci" {dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "dout:rsci" {dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "dout:rsci" {dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
### END MODULE 

module new "decimator:run:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-221 -attr oid 219 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
load port {din:rsci.wen_comp} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-222 -attr oid 220 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/din:rsci.wen_comp}
load port {dout:rsci.wen_comp} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-223 -attr oid 221 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/dout:rsci.wen_comp}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-224 -attr oid 222 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-225 -attr oid 223 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
load net {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-226 -attr oid 224 -attr vt d
load net {din:rsci.wen_comp} -port {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-227 -attr oid 225 -attr vt d
load net {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-228 -attr oid 226 -attr vt d
load net {dout:rsci.wen_comp} -port {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-229 -attr oid 227 -attr vt d
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-230 -attr oid 228 -attr @path {/top/decimator/decimator:run/decimator:run:staller/and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/din:rsci.wen_comp}
load net {dout:rsci.wen_comp} -pin  "and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/dout:rsci.wen_comp}
load net {run.wen} -pin  "and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
### END MODULE 

module new "decimator:run_run:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-231 -attr oid 229 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-232 -attr oid 230 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/rst}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-233 -attr oid 231 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/run.wen}
load portBus fsm_output(1:0) output 2 {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-234 -attr oid 232 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-235 -attr oid 233 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-236 -attr oid 234
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-237 -attr oid 235 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-238 -attr oid 236
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-239 -attr oid 237 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-240 -attr oid 238
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load netBundle {fsm_output} 2 {fsm_output(0)} {fsm_output(1)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-241 -attr oid 239 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
### END MODULE 

module new "decimator:run" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-242 -attr oid 240 -attr vt d -attr @path {/top/decimator/decimator:run/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-243 -attr oid 241 -attr vt d -attr @path {/top/decimator/decimator:run/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-244 -attr oid 242 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-245 -attr oid 243 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-246 -attr oid 244 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-247 -attr oid 245 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-248 -attr oid 246 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-249 -attr oid 247 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.rdy}
load symbol "decimator:run:din:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input.left \
     port {din:rsc.rdy} input.left \
     port {run.wen} input \
     port {din:rsci.oswt} input \
     port {din:rsci.wen_comp} output \
     portBus din:rsci.idat.mxwt(7:0) output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} \

load symbol "decimator:run:dout:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output.right \
     port {dout:rsc.rdy} output.right \
     port {run.wen} input \
     port {dout:rsci.oswt} input \
     port {dout:rsci.wen_comp} output \
     portBus dout:rsci.idat(7:0) input 8 {dout:rsci.idat(7)} {dout:rsci.idat(6)} {dout:rsci.idat(5)} {dout:rsci.idat(4)} {dout:rsci.idat(3)} {dout:rsci.idat(2)} {dout:rsci.idat(1)} {dout:rsci.idat(0)} \

load symbol "decimator:run:staller" "orig" GEN \
 fillcolor 1 \
     port {run.wen} output \
     port {din:rsci.wen_comp} input \
     port {dout:rsci.wen_comp} input \

load symbol "decimator:run_run:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run.wen} input \
     portBus fsm_output(1:0) output 2 {fsm_output(1)} {fsm_output(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(2,-1,1,0,2,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     portBus DRs(1:0) input 2 {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-250 -attr oid 248 -attr vt d
load net {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-251 -attr oid 249 -attr vt d
load net {din:rsci.idat.mxwt(0)} -attr vt d
load net {din:rsci.idat.mxwt(1)} -attr vt d
load net {din:rsci.idat.mxwt(2)} -attr vt d
load net {din:rsci.idat.mxwt(3)} -attr vt d
load net {din:rsci.idat.mxwt(4)} -attr vt d
load net {din:rsci.idat.mxwt(5)} -attr vt d
load net {din:rsci.idat.mxwt(6)} -attr vt d
load net {din:rsci.idat.mxwt(7)} -attr vt d
load netBundle {din:rsci.idat.mxwt} 8 {din:rsci.idat.mxwt(0)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-252 -attr oid 250 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-253 -attr oid 251 -attr vt d
load net {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-254 -attr oid 252 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {count(2:0).sva(1:0)(0)} -attr vt d
load net {count(2:0).sva(1:0)(1)} -attr vt d
load netBundle {count(2:0).sva(1:0)} 2 {count(2:0).sva(1:0)(0)} {count(2:0).sva(1:0)(1)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-255 -attr oid 253 -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {acc.itm(0)} -attr vt d
load net {acc.itm(1)} -attr vt d
load netBundle {acc.itm} 2 {acc.itm(0)} {acc.itm(1)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-256 -attr oid 254 -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-257 -attr oid 255 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-258 -attr oid 256 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-259 -attr oid 257 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-260 -attr oid 258 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-261 -attr oid 259 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-262 -attr oid 260 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-263 -attr oid 261 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-264 -attr oid 262 -attr vt d
load net {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-265 -attr oid 263 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-266 -attr oid 264 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-267 -attr oid 265 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-268 -attr oid 266 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-269 -attr oid 267 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-270 -attr oid 268 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-271 -attr oid 269 -attr vt d
load inst "decimator:run:din:rsci:inst" "decimator:run:din:rsci" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-272 -attr oid 270 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci:inst} -attr area 90.174000 -attr delay 0.494106 -attr hier "/top/decimator/decimator:run/decimator:run:din:rsci"
load net {clk} -pin  "decimator:run:din:rsci:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-273 -attr oid 271 -attr vt dc -attr @path {/top/decimator/decimator:run/clk}
load net {rst} -pin  "decimator:run:din:rsci:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-274 -attr oid 272 -attr vt dc -attr @path {/top/decimator/decimator:run/rst}
load net {din:rsc.dat(0)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.vld} -pin  "decimator:run:din:rsci:inst" {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-275 -attr oid 273 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.vld}
load net {din:rsc.rdy} -pin  "decimator:run:din:rsci:inst" {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-276 -attr oid 274 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load net {run.wen} -pin  "decimator:run:din:rsci:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-277 -attr oid 275 -attr vt dc -attr @path {/top/decimator/decimator:run/run.wen}
load net {reg(din:rsci.iswt0).cse} -pin  "decimator:run:din:rsci:inst" {din:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-278 -attr oid 276 -attr vt dc -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0).cse}
load net {din:rsci.wen_comp} -pin  "decimator:run:din:rsci:inst" {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-279 -attr oid 277 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load inst "decimator:run:dout:rsci:inst" "decimator:run:dout:rsci" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-280 -attr oid 278 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci:inst} -attr area 13.566000 -attr delay 0.494106 -attr hier "/top/decimator/decimator:run/decimator:run:dout:rsci"
load net {clk} -pin  "decimator:run:dout:rsci:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-281 -attr oid 279 -attr vt dc -attr @path {/top/decimator/decimator:run/clk}
load net {rst} -pin  "decimator:run:dout:rsci:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-282 -attr oid 280 -attr vt dc -attr @path {/top/decimator/decimator:run/rst}
load net {dout:rsc.dat(0)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.vld} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-283 -attr oid 281 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load net {dout:rsc.rdy} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-284 -attr oid 282 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.rdy}
load net {run.wen} -pin  "decimator:run:dout:rsci:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-285 -attr oid 283 -attr vt dc -attr @path {/top/decimator/decimator:run/run.wen}
load net {reg(dout:rsci.iswt0).cse} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-286 -attr oid 284 -attr vt dc -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0).cse}
load net {dout:rsci.wen_comp} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-287 -attr oid 285 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.wen_comp}
load net {dout:rsci.idat(0)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load inst "decimator:run:staller:inst" "decimator:run:staller" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-288 -attr oid 286 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:staller:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/decimator/decimator:run/decimator:run:staller"
load net {run.wen} -pin  "decimator:run:staller:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-289 -attr oid 287 -attr vt dc -attr @path {/top/decimator/decimator:run/run.wen}
load net {din:rsci.wen_comp} -pin  "decimator:run:staller:inst" {din:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-290 -attr oid 288 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.wen_comp}
load net {dout:rsci.wen_comp} -pin  "decimator:run:staller:inst" {dout:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-291 -attr oid 289 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.wen_comp}
load inst "decimator:run_run:fsm:inst" "decimator:run_run:fsm" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-292 -attr oid 290 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm:inst} -attr area 11.000000 -attr hier "/top/decimator/decimator:run/decimator:run_run:fsm"
load net {clk} -pin  "decimator:run_run:fsm:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-293 -attr oid 291 -attr @path {/top/decimator/decimator:run/clk}
load net {rst} -pin  "decimator:run_run:fsm:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-294 -attr oid 292 -attr @path {/top/decimator/decimator:run/rst}
load net {run.wen} -pin  "decimator:run_run:fsm:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-295 -attr oid 293 -attr @path {/top/decimator/decimator:run/run.wen}
load net {fsm_output(0)} -pin  "decimator:run_run:fsm:inst" {fsm_output(0)} -attr @path {/top/decimator/decimator:run/fsm_output}
load net {fsm_output(1)} -pin  "decimator:run_run:fsm:inst" {fsm_output(1)} -attr @path {/top/decimator/decimator:run/fsm_output}
load inst "not" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-296 -attr oid 294 -attr @path {/top/decimator/decimator:run/not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {equal.tmp} -pin  "not" {A(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/top/decimator/decimator:run/not.itm}
load inst "reg(dout:if#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-297 -attr oid 295 -attr @path {/top/decimator/decimator:run/reg(dout:if#1:nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {not.itm} -pin  "reg(dout:if#1:nor" {A0(0)} -attr @path {/top/decimator/decimator:run/not.itm}
load net {fsm_output(0)} -pin  "reg(dout:if#1:nor" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(0)#1.itm}
load net {reg(dout:if#1:nor.itm} -pin  "reg(dout:if#1:nor" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(dout:if#1:nor.itm}
load inst "if#1:and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-298 -attr oid 296 -attr @path {/top/decimator/decimator:run/if#1:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "if#1:and" {A0(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {reg(dout:if#1:nor.itm} -pin  "if#1:and" {A1(0)} -attr @path {/top/decimator/decimator:run/reg(dout:if#1:nor.itm}
load net {if#1:and.itm} -pin  "if#1:and" {Z(0)} -attr @path {/top/decimator/decimator:run/if#1:and.itm}
load inst "reg(dout:rsci.idat)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-299 -attr oid 297 -attr vt d -attr @path {/top/decimator/decimator:run/reg(dout:rsci.idat)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {din:rsci.idat.mxwt(0)} -pin  "reg(dout:rsci.idat)" {D(0)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "reg(dout:rsci.idat)" {D(1)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "reg(dout:rsci.idat)" {D(2)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "reg(dout:rsci.idat)" {D(3)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "reg(dout:rsci.idat)" {D(4)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "reg(dout:rsci.idat)" {D(5)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "reg(dout:rsci.idat)" {D(6)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "reg(dout:rsci.idat)" {D(7)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(1)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(2)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(3)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(4)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(5)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(6)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(7)} -attr @path {/top/decimator/decimator:run/0#6}
load net {clk} -pin  "reg(dout:rsci.idat)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-300 -attr oid 298 -attr @path {/top/decimator/decimator:run/clk}
load net {if#1:and.itm} -pin  "reg(dout:rsci.idat)" {en(0)} -attr @path {/top/decimator/decimator:run/if#1:and.itm}
load net {rst} -pin  "reg(dout:rsci.idat)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {dout:rsci.idat(0)} -pin  "reg(dout:rsci.idat)" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "reg(dout:rsci.idat)" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "reg(dout:rsci.idat)" {Z(2)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "reg(dout:rsci.idat)" {Z(3)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "reg(dout:rsci.idat)" {Z(4)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "reg(dout:rsci.idat)" {Z(5)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "reg(dout:rsci.idat)" {Z(6)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "reg(dout:rsci.idat)" {Z(7)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load inst "and#2" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-301 -attr oid 299 -attr @path {/top/decimator/decimator:run/and#2} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {equal.tmp} -pin  "and#2" {A0(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
load net {fsm_output(1)} -pin  "and#2" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(1).itm}
load net {and#2.itm} -pin  "and#2" {Z(0)} -attr @path {/top/decimator/decimator:run/and#2.itm}
load inst "reg(dout:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-302 -attr oid 300 -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {and#2.itm} -pin  "reg(dout:rsci.iswt0)" {D(0)} -attr @path {/top/decimator/decimator:run/and#2.itm}
load net {GND} -pin  "reg(dout:rsci.iswt0)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#2}
load net {clk} -pin  "reg(dout:rsci.iswt0)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-303 -attr oid 301 -attr @path {/top/decimator/decimator:run/clk}
load net {run.wen} -pin  "reg(dout:rsci.iswt0)" {en(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {rst} -pin  "reg(dout:rsci.iswt0)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {reg(dout:rsci.iswt0).cse} -pin  "reg(dout:rsci.iswt0)" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0).cse}
load inst "reg(din:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-304 -attr oid 302 -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {PWR} -pin  "reg(din:rsci.iswt0)" {D(0)} -attr @path {/top/decimator/decimator:run/1#7}
load net {GND} -pin  "reg(din:rsci.iswt0)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#2}
load net {clk} -pin  "reg(din:rsci.iswt0)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-305 -attr oid 303 -attr @path {/top/decimator/decimator:run/clk}
load net {run.wen} -pin  "reg(din:rsci.iswt0)" {en(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {rst} -pin  "reg(din:rsci.iswt0)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {reg(din:rsci.iswt0).cse} -pin  "reg(din:rsci.iswt0)" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0).cse}
load inst "acc" "add(2,-1,1,0,2,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-306 -attr oid 304 -attr vt d -attr @path {/top/decimator/decimator:run/acc} -attr area 6.916000 -attr delay 0.185517 -attr qmod "nangate-45nm_beh.mgc_add(2,0,1,0,2,7)"
load net {count(2:0).sva(1:0)(0)} -pin  "acc" {A(0)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {count(2:0).sva(1:0)(1)} -pin  "acc" {A(1)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {PWR} -pin  "acc" {B(0)} -attr @path {/top/decimator/decimator:run/1#2}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load inst "reg(count(2:0).sva(1:count:not" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-307 -attr oid 305 -attr @path {/top/decimator/decimator:run/reg(count(2:0).sva(1:count:not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(0)} -pin  "reg(count(2:0).sva(1:count:not" {A(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(0).itm}
load net {reg(count(2:0).sva(1:count:not.itm} -pin  "reg(count(2:0).sva(1:count:not" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(count(2:0).sva(1:count:not.itm}
load inst "count:and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-308 -attr oid 306 -attr @path {/top/decimator/decimator:run/count:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "count:and" {A0(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {reg(count(2:0).sva(1:count:not.itm} -pin  "count:and" {A1(0)} -attr @path {/top/decimator/decimator:run/reg(count(2:0).sva(1:count:not.itm}
load net {count:and.itm} -pin  "count:and" {Z(0)} -attr @path {/top/decimator/decimator:run/count:and.itm}
load inst "reg(count(2:0).sva(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-309 -attr oid 307 -attr vt d -attr @path {/top/decimator/decimator:run/reg(count(2:0).sva(1:0))} -attr area 12.768000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(2,0,0,1,1,1,1,1)"
load net {acc.itm(0)} -pin  "reg(count(2:0).sva(1:0))" {D(0)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {acc.itm(1)} -pin  "reg(count(2:0).sva(1:0))" {D(1)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {GND} -pin  "reg(count(2:0).sva(1:0))" {DRs(0)} -attr @path {/top/decimator/decimator:run/0}
load net {GND} -pin  "reg(count(2:0).sva(1:0))" {DRs(1)} -attr @path {/top/decimator/decimator:run/0}
load net {clk} -pin  "reg(count(2:0).sva(1:0))" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-310 -attr oid 308 -attr @path {/top/decimator/decimator:run/clk}
load net {count:and.itm} -pin  "reg(count(2:0).sva(1:0))" {en(0)} -attr @path {/top/decimator/decimator:run/count:and.itm}
load net {rst} -pin  "reg(count(2:0).sva(1:0))" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {count(2:0).sva(1:0)(0)} -pin  "reg(count(2:0).sva(1:0))" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {count(2:0).sva(1:0)(1)} -pin  "reg(count(2:0).sva(1:0))" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-311 -attr oid 309 -attr @path {/top/decimator/decimator:run/nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {count(2:0).sva(1:0)(1)} -pin  "nor" {A0(0)} -attr @path {/top/decimator/decimator:run/slc(count(2:0).sva(1:0))(1).itm}
load net {count(2:0).sva(1:0)(0)} -pin  "nor" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(count(2:0).sva(1:0))(0).itm}
load net {equal.tmp} -pin  "nor" {Z(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
### END MODULE 

module new "decimator" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-312 -attr oid 310 -attr vt d -attr @path {/top/decimator/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-313 -attr oid 311 -attr vt d -attr @path {/top/decimator/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-314 -attr oid 312 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-315 -attr oid 313 -attr vt d -attr @path {/top/decimator/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-316 -attr oid 314 -attr vt d -attr @path {/top/decimator/din:rsc.rdy}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-317 -attr oid 315 -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-318 -attr oid 316 -attr vt d -attr @path {/top/decimator/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-319 -attr oid 317 -attr vt d -attr @path {/top/decimator/dout:rsc.rdy}
load symbol "decimator:run" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input \
     port {din:rsc.rdy} output \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output \
     port {dout:rsc.rdy} input \

load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-320 -attr oid 318 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-321 -attr oid 319 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-322 -attr oid 320 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-323 -attr oid 321 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-324 -attr oid 322 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-325 -attr oid 323 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-326 -attr oid 324 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-327 -attr oid 325 -attr vt d
load net {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-328 -attr oid 326 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-329 -attr oid 327 -attr vt d -attr @path {/top/decimator/din:rsc.rdy}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-330 -attr oid 328 -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-331 -attr oid 329 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-332 -attr oid 330 -attr vt d -attr @path {/top/decimator/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-333 -attr oid 331 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-334 -attr oid 332 -attr vt d
load inst "decimator:run:inst" "decimator:run" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-335 -attr oid 333 -attr vt dc -attr @path {/top/decimator/decimator:run:inst} -attr area 205.180000 -attr delay 0.666693 -attr hier "/top/decimator/decimator:run"
load net {clk} -pin  "decimator:run:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-336 -attr oid 334 -attr vt dc -attr @path {/top/decimator/clk}
load net {rst} -pin  "decimator:run:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-337 -attr oid 335 -attr vt dc -attr @path {/top/decimator/rst}
load net {din:rsc.dat(0)} -pin  "decimator:run:inst" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "decimator:run:inst" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "decimator:run:inst" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "decimator:run:inst" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "decimator:run:inst" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "decimator:run:inst" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "decimator:run:inst" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "decimator:run:inst" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.vld} -pin  "decimator:run:inst" {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-338 -attr oid 336 -attr vt dc -attr @path {/top/decimator/din:rsc.vld}
load net {din:rsc.rdy} -pin  "decimator:run:inst" {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-339 -attr oid 337 -attr vt dc -attr @path {/top/decimator/din:rsc.rdy}
load net {dout:rsc.dat(0)} -pin  "decimator:run:inst" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "decimator:run:inst" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "decimator:run:inst" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "decimator:run:inst" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "decimator:run:inst" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "decimator:run:inst" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "decimator:run:inst" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "decimator:run:inst" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.vld} -pin  "decimator:run:inst" {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-340 -attr oid 338 -attr vt dc -attr @path {/top/decimator/dout:rsc.vld}
load net {dout:rsc.rdy} -pin  "decimator:run:inst" {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-341 -attr oid 339 -attr vt dc -attr @path {/top/decimator/dout:rsc.rdy}
### END MODULE 

module new "fir:run:input:rsci:input:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-342 -attr oid 340 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/run.wen}
load port {input:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-343 -attr oid 341 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.oswt}
load port {input:rsci.biwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-344 -attr oid 342 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
load port {input:rsci.bdwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-345 -attr oid 343 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.bdwt}
load port {input:rsci.bcwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-346 -attr oid 344 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.bcwt}
load port {input:rsci.irdy.run.sct} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-347 -attr oid 345 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.irdy.run.sct}
load port {input:rsci.ivld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-348 -attr oid 346 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ivld}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-349 -attr oid 347 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-350 -attr oid 348 -attr vt d
load net {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-351 -attr oid 349 -attr vt d
load net {input:rsci.oswt} -port {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-352 -attr oid 350 -attr vt d
load net {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-353 -attr oid 351 -attr vt d
load net {input:rsci.biwt} -port {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-354 -attr oid 352 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
load net {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-355 -attr oid 353 -attr vt d
load net {input:rsci.bdwt} -port {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-356 -attr oid 354 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.bdwt}
load net {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-357 -attr oid 355 -attr vt d
load net {input:rsci.bcwt} -port {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-358 -attr oid 356 -attr vt d
load net {input:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-359 -attr oid 357 -attr vt d
load net {input:rsci.ogwt} -port {input:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-360 -attr oid 358 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.irdy.run.sct}
load net {input:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-361 -attr oid 359 -attr vt d
load net {input:rsci.ivld} -port {input:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-362 -attr oid 360 -attr vt d
load inst "SHIFT:if:and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-363 -attr oid 361 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.oswt} -pin  "SHIFT:if:and" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.oswt}
load net {run.wen} -pin  "SHIFT:if:and" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/run.wen}
load net {input:rsci.bdwt} -pin  "SHIFT:if:and" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.bdwt}
load inst "SHIFT:if:and#1" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-364 -attr oid 362 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.ogwt} -pin  "SHIFT:if:and#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ogwt}
load net {input:rsci.ivld} -pin  "SHIFT:if:and#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ivld}
load net {input:rsci.biwt} -pin  "SHIFT:if:and#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
load inst "SHIFT:if:not#1" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-365 -attr oid 363 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:not#1} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {input:rsci.bcwt} -pin  "SHIFT:if:not#1" {A(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.bcwt}
load net {SHIFT:if:not#1.itm} -pin  "SHIFT:if:not#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:not#1.itm}
load inst "SHIFT:if:and#3" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-366 -attr oid 364 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.oswt} -pin  "SHIFT:if:and#3" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.oswt}
load net {SHIFT:if:not#1.itm} -pin  "SHIFT:if:and#3" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:not#1.itm}
load net {input:rsci.ogwt} -pin  "SHIFT:if:and#3" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ogwt}
### END MODULE 

module new "fir:run:input:rsci:input:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-367 -attr oid 365 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-368 -attr oid 366 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/rst}
load port {input:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-369 -attr oid 367 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.oswt}
load port {input:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-370 -attr oid 368 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.wen_comp}
load portBus input:rsci.idat.mxwt(7:0) output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-371 -attr oid 369 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load port {input:rsci.biwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-372 -attr oid 370 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.biwt}
load port {input:rsci.bdwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-373 -attr oid 371 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bdwt}
load port {input:rsci.bcwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-374 -attr oid 372 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load portBus input:rsci.idat(7:0) input 8 {input:rsci.idat(7)} {input:rsci.idat(6)} {input:rsci.idat(5)} {input:rsci.idat(4)} {input:rsci.idat(3)} {input:rsci.idat(2)} {input:rsci.idat(1)} {input:rsci.idat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-375 -attr oid 373 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {input:rsci.idat.bfwt(0)} -attr vt d
load net {input:rsci.idat.bfwt(1)} -attr vt d
load net {input:rsci.idat.bfwt(2)} -attr vt d
load net {input:rsci.idat.bfwt(3)} -attr vt d
load net {input:rsci.idat.bfwt(4)} -attr vt d
load net {input:rsci.idat.bfwt(5)} -attr vt d
load net {input:rsci.idat.bfwt(6)} -attr vt d
load net {input:rsci.idat.bfwt(7)} -attr vt d
load netBundle {input:rsci.idat.bfwt} 8 {input:rsci.idat.bfwt(0)} {input:rsci.idat.bfwt(1)} {input:rsci.idat.bfwt(2)} {input:rsci.idat.bfwt(3)} {input:rsci.idat.bfwt(4)} {input:rsci.idat.bfwt(5)} {input:rsci.idat.bfwt(6)} {input:rsci.idat.bfwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-376 -attr oid 374 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-377 -attr oid 375 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-378 -attr oid 376 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-379 -attr oid 377 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-380 -attr oid 378 -attr vt d
load net {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-381 -attr oid 379 -attr vt d
load net {input:rsci.oswt} -port {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-382 -attr oid 380 -attr vt d
load net {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-383 -attr oid 381 -attr vt d
load net {input:rsci.wen_comp} -port {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-384 -attr oid 382 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -attr vt d
load net {input:rsci.idat.mxwt(1)} -attr vt d
load net {input:rsci.idat.mxwt(2)} -attr vt d
load net {input:rsci.idat.mxwt(3)} -attr vt d
load net {input:rsci.idat.mxwt(4)} -attr vt d
load net {input:rsci.idat.mxwt(5)} -attr vt d
load net {input:rsci.idat.mxwt(6)} -attr vt d
load net {input:rsci.idat.mxwt(7)} -attr vt d
load netBundle {input:rsci.idat.mxwt} 8 {input:rsci.idat.mxwt(0)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-385 -attr oid 383 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(0)} -port {input:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -port {input:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -port {input:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -port {input:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -port {input:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -port {input:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -port {input:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -port {input:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-386 -attr oid 384 -attr vt d
load net {input:rsci.biwt} -port {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-387 -attr oid 385 -attr vt d
load net {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-388 -attr oid 386 -attr vt d
load net {input:rsci.bdwt} -port {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-389 -attr oid 387 -attr vt d
load net {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-390 -attr oid 388 -attr vt d
load net {input:rsci.bcwt} -port {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-391 -attr oid 389 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load net {input:rsci.idat(0)} -attr vt d
load net {input:rsci.idat(1)} -attr vt d
load net {input:rsci.idat(2)} -attr vt d
load net {input:rsci.idat(3)} -attr vt d
load net {input:rsci.idat(4)} -attr vt d
load net {input:rsci.idat(5)} -attr vt d
load net {input:rsci.idat(6)} -attr vt d
load net {input:rsci.idat(7)} -attr vt d
load netBundle {input:rsci.idat} 8 {input:rsci.idat(0)} {input:rsci.idat(1)} {input:rsci.idat(2)} {input:rsci.idat(3)} {input:rsci.idat(4)} {input:rsci.idat(5)} {input:rsci.idat(6)} {input:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-392 -attr oid 390 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(0)} -port {input:rsci.idat(0)} -attr vt d
load net {input:rsci.idat(1)} -port {input:rsci.idat(1)} -attr vt d
load net {input:rsci.idat(2)} -port {input:rsci.idat(2)} -attr vt d
load net {input:rsci.idat(3)} -port {input:rsci.idat(3)} -attr vt d
load net {input:rsci.idat(4)} -port {input:rsci.idat(4)} -attr vt d
load net {input:rsci.idat(5)} -port {input:rsci.idat(5)} -attr vt d
load net {input:rsci.idat(6)} -port {input:rsci.idat(6)} -attr vt d
load net {input:rsci.idat(7)} -port {input:rsci.idat(7)} -attr vt d
load netBundle {input:rsci.idat} 8 {input:rsci.idat(0)} {input:rsci.idat(1)} {input:rsci.idat(2)} {input:rsci.idat(3)} {input:rsci.idat(4)} {input:rsci.idat(5)} {input:rsci.idat(6)} {input:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-393 -attr oid 391 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load inst "SHIFT:if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-394 -attr oid 392 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {input:rsci.bcwt} -pin  "SHIFT:if:nor#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load net {input:rsci.biwt} -pin  "SHIFT:if:nor#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.biwt}
load net {SHIFT:if:nor#1.itm} -pin  "SHIFT:if:nor#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor#1.itm}
load inst "SHIFT:if:nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-395 -attr oid 393 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {SHIFT:if:nor#1.itm} -pin  "SHIFT:if:nor" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor#1.itm}
load net {input:rsci.bdwt} -pin  "SHIFT:if:nor" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bdwt}
load net {SHIFT:if:nor.itm} -pin  "SHIFT:if:nor" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor.itm}
load inst "reg(input:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-396 -attr oid 394 -attr vt c -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/reg(input:rsci.bcwt)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,1)"
load net {SHIFT:if:nor.itm} -pin  "reg(input:rsci.bcwt)" {D(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:nor.itm}
load net {GND} -pin  "reg(input:rsci.bcwt)" {DRs(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0#2}
load net {clk} -pin  "reg(input:rsci.bcwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-397 -attr oid 395 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/clk}
load net {rst} -pin  "reg(input:rsci.bcwt)" {Rs(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/rst}
load net {input:rsci.bcwt} -pin  "reg(input:rsci.bcwt)" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load inst "SHIFT:if:not#2" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-398 -attr oid 396 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {input:rsci.oswt} -pin  "SHIFT:if:not#2" {A(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.oswt}
load net {SHIFT:if:not#2.itm} -pin  "SHIFT:if:not#2" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:not#2.itm}
load inst "SHIFT:if:or#1" "or(3,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-399 -attr oid 397 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:or#1} -attr area 1.330000 -attr delay 0.114640 -attr qmod "nangate-45nm_beh.mgc_or(1,3,4)"
load net {SHIFT:if:not#2.itm} -pin  "SHIFT:if:or#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:not#2.itm}
load net {input:rsci.biwt} -pin  "SHIFT:if:or#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.biwt}
load net {input:rsci.bcwt} -pin  "SHIFT:if:or#1" {A2(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load net {input:rsci.wen_comp} -pin  "SHIFT:if:or#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.wen_comp}
load inst "reg(input:rsci.idat.bfwt)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-400 -attr oid 398 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/reg(input:rsci.idat.bfwt)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {input:rsci.idat(0)} -pin  "reg(input:rsci.idat.bfwt)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(1)} -pin  "reg(input:rsci.idat.bfwt)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(2)} -pin  "reg(input:rsci.idat.bfwt)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(3)} -pin  "reg(input:rsci.idat.bfwt)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(4)} -pin  "reg(input:rsci.idat.bfwt)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(5)} -pin  "reg(input:rsci.idat.bfwt)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(6)} -pin  "reg(input:rsci.idat.bfwt)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(7)} -pin  "reg(input:rsci.idat.bfwt)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(1)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(2)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(3)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(4)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(5)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(6)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {GND} -pin  "reg(input:rsci.idat.bfwt)" {DRs(7)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/0}
load net {clk} -pin  "reg(input:rsci.idat.bfwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-401 -attr oid 399 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/clk}
load net {input:rsci.biwt} -pin  "reg(input:rsci.idat.bfwt)" {en(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.biwt}
load net {rst} -pin  "reg(input:rsci.idat.bfwt)" {Rs(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/rst}
load net {input:rsci.idat.bfwt(0)} -pin  "reg(input:rsci.idat.bfwt)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(1)} -pin  "reg(input:rsci.idat.bfwt)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(2)} -pin  "reg(input:rsci.idat.bfwt)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(3)} -pin  "reg(input:rsci.idat.bfwt)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(4)} -pin  "reg(input:rsci.idat.bfwt)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(5)} -pin  "reg(input:rsci.idat.bfwt)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(6)} -pin  "reg(input:rsci.idat.bfwt)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(7)} -pin  "reg(input:rsci.idat.bfwt)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load inst "SHIFT:if:mux#2" "mux(2,8)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-402 -attr oid 400 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/SHIFT:if:mux#2} -attr area 25.536000 -attr delay 0.114098 -attr qmod "nangate-45nm_beh.mgc_mux(8,1,2,1)"
load net {input:rsci.idat(0)} -pin  "SHIFT:if:mux#2" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(1)} -pin  "SHIFT:if:mux#2" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(2)} -pin  "SHIFT:if:mux#2" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(3)} -pin  "SHIFT:if:mux#2" {A0(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(4)} -pin  "SHIFT:if:mux#2" {A0(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(5)} -pin  "SHIFT:if:mux#2" {A0(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(6)} -pin  "SHIFT:if:mux#2" {A0(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat(7)} -pin  "SHIFT:if:mux#2" {A0(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat}
load net {input:rsci.idat.bfwt(0)} -pin  "SHIFT:if:mux#2" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(1)} -pin  "SHIFT:if:mux#2" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(2)} -pin  "SHIFT:if:mux#2" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(3)} -pin  "SHIFT:if:mux#2" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(4)} -pin  "SHIFT:if:mux#2" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(5)} -pin  "SHIFT:if:mux#2" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(6)} -pin  "SHIFT:if:mux#2" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.idat.bfwt(7)} -pin  "SHIFT:if:mux#2" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.bfwt}
load net {input:rsci.bcwt} -pin  "SHIFT:if:mux#2" {S(0)} -attr vt c -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.bcwt}
load net {input:rsci.idat.mxwt(0)} -pin  "SHIFT:if:mux#2" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "SHIFT:if:mux#2" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "SHIFT:if:mux#2" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "SHIFT:if:mux#2" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "SHIFT:if:mux#2" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "SHIFT:if:mux#2" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "SHIFT:if:mux#2" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "SHIFT:if:mux#2" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp/input:rsci.idat.mxwt}
### END MODULE 

module new "fir:run:input:rsci" "orig" \
 -symlib {29b9d5da-e40d-48d5-8faf-d436922f985a-16 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-403 -attr oid 401 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-404 -attr oid 402 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/rst}
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-405 -attr oid 403 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-406 -attr oid 404 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.vld}
load port {input:rsc.rdy} input -symbol left_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-407 -attr oid 405 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-408 -attr oid 406 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/run.wen}
load port {input:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-409 -attr oid 407 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load port {input:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-410 -attr oid 408 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
load portBus input:rsci.idat.mxwt(7:0) output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-411 -attr oid 409 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load symbol "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" EXT boxcolor 0 \
     port {rdy} output \
     port {vld} input \
     portBus dat input 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     port {irdy} input \
     port {ivld} output \
     portBus idat output 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "fir:run:input:rsci:input:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {run.wen} input \
     port {input:rsci.oswt} input \
     port {input:rsci.biwt} output \
     port {input:rsci.bdwt} output \
     port {input:rsci.bcwt} input \
     port {input:rsci.irdy.run.sct} output \
     port {input:rsci.ivld} input \

load symbol "fir:run:input:rsci:input:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {input:rsci.oswt} input \
     port {input:rsci.wen_comp} output \
     portBus input:rsci.idat.mxwt output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} \
     port {input:rsci.biwt} input \
     port {input:rsci.bdwt} input \
     port {input:rsci.bcwt} output \
     portBus input:rsci.idat input 8 {input:rsci.idat(7)} {input:rsci.idat(6)} {input:rsci.idat(5)} {input:rsci.idat(4)} {input:rsci.idat(3)} {input:rsci.idat(2)} {input:rsci.idat(1)} {input:rsci.idat(0)} \

load net {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-412 -attr oid 410 -attr vt d
load net {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-413 -attr oid 411 -attr vt d
load net {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-414 -attr oid 412 -attr vt d
load net {input:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-415 -attr oid 413 -attr vt d
load net {input:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-416 -attr oid 414 -attr vt d
load net {input:rsci.idat(0)} -attr vt d
load net {input:rsci.idat(1)} -attr vt d
load net {input:rsci.idat(2)} -attr vt d
load net {input:rsci.idat(3)} -attr vt d
load net {input:rsci.idat(4)} -attr vt d
load net {input:rsci.idat(5)} -attr vt d
load net {input:rsci.idat(6)} -attr vt d
load net {input:rsci.idat(7)} -attr vt d
load netBundle {input:rsci.idat} 8 {input:rsci.idat(0)} {input:rsci.idat(1)} {input:rsci.idat(2)} {input:rsci.idat(3)} {input:rsci.idat(4)} {input:rsci.idat(5)} {input:rsci.idat(6)} {input:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-417 -attr oid 415 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-418 -attr oid 416 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-419 -attr oid 417 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-420 -attr oid 418 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-421 -attr oid 419 -attr vt d
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-422 -attr oid 420 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-423 -attr oid 421 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-424 -attr oid 422 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-425 -attr oid 423 -attr vt d
load net {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-426 -attr oid 424 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-427 -attr oid 425 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-428 -attr oid 426 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-429 -attr oid 427 -attr vt d
load net {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-430 -attr oid 428 -attr vt d
load net {input:rsci.oswt} -port {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-431 -attr oid 429 -attr vt d
load net {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-432 -attr oid 430 -attr vt d
load net {input:rsci.wen_comp} -port {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-433 -attr oid 431 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -attr vt d
load net {input:rsci.idat.mxwt(1)} -attr vt d
load net {input:rsci.idat.mxwt(2)} -attr vt d
load net {input:rsci.idat.mxwt(3)} -attr vt d
load net {input:rsci.idat.mxwt(4)} -attr vt d
load net {input:rsci.idat.mxwt(5)} -attr vt d
load net {input:rsci.idat.mxwt(6)} -attr vt d
load net {input:rsci.idat.mxwt(7)} -attr vt d
load netBundle {input:rsci.idat.mxwt} 8 {input:rsci.idat.mxwt(0)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-434 -attr oid 432 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(0)} -port {input:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -port {input:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -port {input:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -port {input:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -port {input:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -port {input:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -port {input:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -port {input:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load inst "fir:run:input:rsci:input:wait_ctrl:inst" "fir:run:input:rsci:input:wait_ctrl" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-435 -attr oid 433 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl:inst} -attr area 3.724000 -attr delay 0.194000 -attr hier "/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl"
load net {run.wen} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-436 -attr oid 434 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/run.wen}
load net {input:rsci.oswt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-437 -attr oid 435 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load net {input:rsci.biwt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-438 -attr oid 436 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.biwt}
load net {input:rsci.bdwt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-439 -attr oid 437 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.bdwt}
load net {input:rsci.bcwt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-440 -attr oid 438 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.bcwt}
load net {input:rsci.irdy.run.sct} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.irdy.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-441 -attr oid 439 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.irdy.run.sct}
load net {input:rsci.ivld} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-442 -attr oid 440 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.ivld}
load inst "fir:run:input:rsci:input:wait_dp:inst" "fir:run:input:rsci:input:wait_dp" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-443 -attr oid 441 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp:inst} -attr area 86.450000 -attr delay 0.300106 -attr hier "/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_dp"
load net {clk} -pin  "fir:run:input:rsci:input:wait_dp:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-444 -attr oid 442 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/clk}
load net {rst} -pin  "fir:run:input:rsci:input:wait_dp:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-445 -attr oid 443 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/rst}
load net {input:rsci.oswt} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-446 -attr oid 444 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load net {input:rsci.wen_comp} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-447 -attr oid 445 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.biwt} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-448 -attr oid 446 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.biwt}
load net {input:rsci.bdwt} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-449 -attr oid 447 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.bdwt}
load net {input:rsci.bcwt} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-450 -attr oid 448 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.bcwt}
load net {input:rsci.idat(0)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(0)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(1)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(1)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(2)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(2)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(3)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(3)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(4)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(4)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(5)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(5)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(6)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(6)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(7)} -pin  "fir:run:input:rsci:input:wait_dp:inst" {input:rsci.idat(7)} -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load inst "input:rsci" "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-451 -attr oid 449 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci} -attr qmod "ccs_ioport.ccs_in_wait(1,8)"
load net {input:rsc.rdy} -pin  "input:rsci" {rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-452 -attr oid 450 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load net {input:rsc.vld} -pin  "input:rsci" {vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-453 -attr oid 451 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.vld}
load net {input:rsc.dat(0)} -pin  "input:rsci" {dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "input:rsci" {dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "input:rsci" {dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "input:rsci" {dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "input:rsci" {dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "input:rsci" {dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "input:rsci" {dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "input:rsci" {dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsci.irdy.run.sct} -pin  "input:rsci" {irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-454 -attr oid 452 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.irdy.run.sct}
load net {input:rsci.ivld} -pin  "input:rsci" {ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-455 -attr oid 453 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.ivld}
load net {input:rsci.idat(0)} -pin  "input:rsci" {idat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(1)} -pin  "input:rsci" {idat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(2)} -pin  "input:rsci" {idat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(3)} -pin  "input:rsci" {idat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(4)} -pin  "input:rsci" {idat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(5)} -pin  "input:rsci" {idat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(6)} -pin  "input:rsci" {idat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(7)} -pin  "input:rsci" {idat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
### END MODULE 

module new "fir:run:output:rsci:output:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-456 -attr oid 454 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/run.wen}
load port {output:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-457 -attr oid 455 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.oswt}
load port {output:rsci.biwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-458 -attr oid 456 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
load port {output:rsci.bdwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-459 -attr oid 457 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.bdwt}
load port {output:rsci.bcwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-460 -attr oid 458 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.bcwt}
load port {output:rsci.irdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-461 -attr oid 459 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.irdy}
load port {output:rsci.ivld.run.sct} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-462 -attr oid 460 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.ivld.run.sct}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-463 -attr oid 461 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-464 -attr oid 462 -attr vt d
load net {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-465 -attr oid 463 -attr vt d
load net {output:rsci.oswt} -port {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-466 -attr oid 464 -attr vt d
load net {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-467 -attr oid 465 -attr vt d
load net {output:rsci.biwt} -port {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-468 -attr oid 466 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
load net {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-469 -attr oid 467 -attr vt d
load net {output:rsci.bdwt} -port {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-470 -attr oid 468 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.bdwt}
load net {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-471 -attr oid 469 -attr vt d
load net {output:rsci.bcwt} -port {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-472 -attr oid 470 -attr vt d
load net {output:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-473 -attr oid 471 -attr vt d
load net {output:rsci.irdy} -port {output:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-474 -attr oid 472 -attr vt d
load net {output:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-475 -attr oid 473 -attr vt d
load net {output:rsci.ogwt} -port {output:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-476 -attr oid 474 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.ivld.run.sct}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-477 -attr oid 475 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {output:rsci.oswt} -pin  "and" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.oswt}
load net {run.wen} -pin  "and" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/run.wen}
load net {output:rsci.bdwt} -pin  "and" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.bdwt}
load inst "and#1" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-478 -attr oid 476 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {output:rsci.ogwt} -pin  "and#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.ogwt}
load net {output:rsci.irdy} -pin  "and#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.irdy}
load net {output:rsci.biwt} -pin  "and#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-479 -attr oid 477 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/not#1} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {output:rsci.bcwt} -pin  "not#1" {A(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.bcwt}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/not#1.itm}
load inst "and#3" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-480 -attr oid 478 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {output:rsci.oswt} -pin  "and#3" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.oswt}
load net {not#1.itm} -pin  "and#3" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/not#1.itm}
load net {output:rsci.ogwt} -pin  "and#3" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.ogwt}
### END MODULE 

module new "fir:run:output:rsci:output:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-481 -attr oid 479 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-482 -attr oid 480 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/rst}
load port {output:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-483 -attr oid 481 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.oswt}
load port {output:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-484 -attr oid 482 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.wen_comp}
load port {output:rsci.biwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-485 -attr oid 483 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.biwt}
load port {output:rsci.bdwt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-486 -attr oid 484 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bdwt}
load port {output:rsci.bcwt} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-487 -attr oid 485 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-488 -attr oid 486 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-489 -attr oid 487 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-490 -attr oid 488 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-491 -attr oid 489 -attr vt d
load net {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-492 -attr oid 490 -attr vt d
load net {output:rsci.oswt} -port {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-493 -attr oid 491 -attr vt d
load net {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-494 -attr oid 492 -attr vt d
load net {output:rsci.wen_comp} -port {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-495 -attr oid 493 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.wen_comp}
load net {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-496 -attr oid 494 -attr vt d
load net {output:rsci.biwt} -port {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-497 -attr oid 495 -attr vt d
load net {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-498 -attr oid 496 -attr vt d
load net {output:rsci.bdwt} -port {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-499 -attr oid 497 -attr vt d
load net {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-500 -attr oid 498 -attr vt d
load net {output:rsci.bcwt} -port {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-501 -attr oid 499 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bcwt}
load inst "nor#1" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-502 -attr oid 500 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {output:rsci.bcwt} -pin  "nor#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bcwt}
load net {output:rsci.biwt} -pin  "nor#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.biwt}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor#1.itm}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-503 -attr oid 501 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {nor#1.itm} -pin  "nor" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor#1.itm}
load net {output:rsci.bdwt} -pin  "nor" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bdwt}
load net {nor.itm} -pin  "nor" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor.itm}
load inst "reg(output:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-504 -attr oid 502 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/reg(output:rsci.bcwt)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,1)"
load net {nor.itm} -pin  "reg(output:rsci.bcwt)" {D(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/nor.itm}
load net {GND} -pin  "reg(output:rsci.bcwt)" {DRs(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/0#1}
load net {clk} -pin  "reg(output:rsci.bcwt)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-505 -attr oid 503 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/clk}
load net {rst} -pin  "reg(output:rsci.bcwt)" {Rs(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/rst}
load net {output:rsci.bcwt} -pin  "reg(output:rsci.bcwt)" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bcwt}
load inst "not#2" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-506 -attr oid 504 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {output:rsci.oswt} -pin  "not#2" {A(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.oswt}
load net {not#2.itm} -pin  "not#2" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/not#2.itm}
load inst "or#1" "or(3,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-507 -attr oid 505 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/or#1} -attr area 1.330000 -attr delay 0.114640 -attr qmod "nangate-45nm_beh.mgc_or(1,3,4)"
load net {not#2.itm} -pin  "or#1" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/not#2.itm}
load net {output:rsci.biwt} -pin  "or#1" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.biwt}
load net {output:rsci.bcwt} -pin  "or#1" {A2(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.bcwt}
load net {output:rsci.wen_comp} -pin  "or#1" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp/output:rsci.wen_comp}
### END MODULE 

module new "fir:run:output:rsci" "orig" \
 -symlib {29b9d5da-e40d-48d5-8faf-d436922f985a-16 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-508 -attr oid 506 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-509 -attr oid 507 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/rst}
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-510 -attr oid 508 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-511 -attr oid 509 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load port {output:rsc.rdy} output -symbol right_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-512 -attr oid 510 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.rdy}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-513 -attr oid 511 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/run.wen}
load port {output:rsci.oswt} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-514 -attr oid 512 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load port {output:rsci.wen_comp} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-515 -attr oid 513 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
load portBus output:rsci.idat(7:0) input 8 {output:rsci.idat(7)} {output:rsci.idat(6)} {output:rsci.idat(5)} {output:rsci.idat(4)} {output:rsci.idat(3)} {output:rsci.idat(2)} {output:rsci.idat(1)} {output:rsci.idat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-516 -attr oid 514 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load symbol "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(3,8)" EXT boxcolor 0 \
     port {irdy} output \
     port {ivld} input \
     portBus idat input 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     port {rdy} input \
     port {vld} output \
     portBus dat output 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "fir:run:output:rsci:output:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {run.wen} input \
     port {output:rsci.oswt} input \
     port {output:rsci.biwt} output \
     port {output:rsci.bdwt} output \
     port {output:rsci.bcwt} input \
     port {output:rsci.irdy} input \
     port {output:rsci.ivld.run.sct} output \

load symbol "fir:run:output:rsci:output:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {output:rsci.oswt} input \
     port {output:rsci.wen_comp} output \
     port {output:rsci.biwt} input \
     port {output:rsci.bdwt} input \
     port {output:rsci.bcwt} output \

load net {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-517 -attr oid 515 -attr vt d
load net {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-518 -attr oid 516 -attr vt d
load net {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-519 -attr oid 517 -attr vt d
load net {output:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-520 -attr oid 518 -attr vt d
load net {output:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-521 -attr oid 519 -attr vt d
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-522 -attr oid 520 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-523 -attr oid 521 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-524 -attr oid 522 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-525 -attr oid 523 -attr vt d
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-526 -attr oid 524 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-527 -attr oid 525 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-528 -attr oid 526 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-529 -attr oid 527 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-530 -attr oid 528 -attr vt d
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-531 -attr oid 529 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-532 -attr oid 530 -attr vt d
load net {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-533 -attr oid 531 -attr vt d
load net {output:rsci.oswt} -port {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-534 -attr oid 532 -attr vt d
load net {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-535 -attr oid 533 -attr vt d
load net {output:rsci.wen_comp} -port {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-536 -attr oid 534 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
load net {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-537 -attr oid 535 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(0)} -port {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -port {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -port {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -port {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -port {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -port {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -port {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -port {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-538 -attr oid 536 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load inst "fir:run:output:rsci:output:wait_ctrl:inst" "fir:run:output:rsci:output:wait_ctrl" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-539 -attr oid 537 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl:inst} -attr area 3.724000 -attr delay 0.194000 -attr hier "/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl"
load net {run.wen} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-540 -attr oid 538 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/run.wen}
load net {output:rsci.oswt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-541 -attr oid 539 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load net {output:rsci.biwt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-542 -attr oid 540 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.biwt}
load net {output:rsci.bdwt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-543 -attr oid 541 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.bdwt}
load net {output:rsci.bcwt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-544 -attr oid 542 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.bcwt}
load net {output:rsci.irdy} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-545 -attr oid 543 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.irdy}
load net {output:rsci.ivld.run.sct} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.ivld.run.sct} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-546 -attr oid 544 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.ivld.run.sct}
load inst "fir:run:output:rsci:output:wait_dp:inst" "fir:run:output:rsci:output:wait_dp" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-547 -attr oid 545 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp:inst} -attr area 9.842000 -attr delay 0.300106 -attr hier "/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_dp"
load net {clk} -pin  "fir:run:output:rsci:output:wait_dp:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-548 -attr oid 546 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/clk}
load net {rst} -pin  "fir:run:output:rsci:output:wait_dp:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-549 -attr oid 547 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/rst}
load net {output:rsci.oswt} -pin  "fir:run:output:rsci:output:wait_dp:inst" {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-550 -attr oid 548 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load net {output:rsci.wen_comp} -pin  "fir:run:output:rsci:output:wait_dp:inst" {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-551 -attr oid 549 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
load net {output:rsci.biwt} -pin  "fir:run:output:rsci:output:wait_dp:inst" {output:rsci.biwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-552 -attr oid 550 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.biwt}
load net {output:rsci.bdwt} -pin  "fir:run:output:rsci:output:wait_dp:inst" {output:rsci.bdwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-553 -attr oid 551 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.bdwt}
load net {output:rsci.bcwt} -pin  "fir:run:output:rsci:output:wait_dp:inst" {output:rsci.bcwt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-554 -attr oid 552 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.bcwt}
load inst "output:rsci" "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(3,8)" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-555 -attr oid 553 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci} -attr qmod "ccs_ioport.ccs_out_wait(3,8)"
load net {output:rsci.irdy} -pin  "output:rsci" {irdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-556 -attr oid 554 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.irdy}
load net {output:rsci.ivld.run.sct} -pin  "output:rsci" {ivld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-557 -attr oid 555 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.ivld.run.sct}
load net {output:rsci.idat(0)} -pin  "output:rsci" {idat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "output:rsci" {idat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "output:rsci" {idat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "output:rsci" {idat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "output:rsci" {idat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "output:rsci" {idat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "output:rsci" {idat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "output:rsci" {idat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsc.rdy} -pin  "output:rsci" {rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-558 -attr oid 556 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.rdy}
load net {output:rsc.vld} -pin  "output:rsci" {vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-559 -attr oid 557 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load net {output:rsc.dat(0)} -pin  "output:rsci" {dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "output:rsci" {dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "output:rsci" {dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "output:rsci" {dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "output:rsci" {dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "output:rsci" {dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "output:rsci" {dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "output:rsci" {dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
### END MODULE 

module new "fir:run:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-560 -attr oid 558 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
load port {input:rsci.wen_comp} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-561 -attr oid 559 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/input:rsci.wen_comp}
load port {output:rsci.wen_comp} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-562 -attr oid 560 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/output:rsci.wen_comp}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-563 -attr oid 561 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-564 -attr oid 562 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
load net {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-565 -attr oid 563 -attr vt d
load net {input:rsci.wen_comp} -port {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-566 -attr oid 564 -attr vt d
load net {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-567 -attr oid 565 -attr vt d
load net {output:rsci.wen_comp} -port {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-568 -attr oid 566 -attr vt d
load inst "and#4" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-569 -attr oid 567 -attr @path {/top/fir/fir:run/fir:run:staller/and#4} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.wen_comp} -pin  "and#4" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:staller/input:rsci.wen_comp}
load net {output:rsci.wen_comp} -pin  "and#4" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:staller/output:rsci.wen_comp}
load net {run.wen} -pin  "and#4" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
### END MODULE 

module new "fir:run_run:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-570 -attr oid 568 -attr @path {/top/fir/fir:run/fir:run_run:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-571 -attr oid 569 -attr @path {/top/fir/fir:run/fir:run_run:fsm/rst}
load port {run.wen} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-572 -attr oid 570 -attr @path {/top/fir/fir:run/fir:run_run:fsm/run.wen}
load portBus fsm_output(1:0) output 2 {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-573 -attr oid 571 -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-574 -attr oid 572 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-575 -attr oid 573
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-576 -attr oid 574 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-577 -attr oid 575
load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-578 -attr oid 576 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-579 -attr oid 577
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load netBundle {fsm_output} 2 {fsm_output(0)} {fsm_output(1)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-580 -attr oid 578 -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
### END MODULE 

module new "fir:run" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-581 -attr oid 579 -attr vt d -attr @path {/top/fir/fir:run/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-582 -attr oid 580 -attr vt d -attr @path {/top/fir/fir:run/rst}
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-583 -attr oid 581 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-584 -attr oid 582 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.vld}
load port {input:rsc.rdy} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-585 -attr oid 583 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-586 -attr oid 584 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-587 -attr oid 585 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-588 -attr oid 586 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.vld}
load port {output:rsc.rdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-589 -attr oid 587 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.rdy}
load symbol "fir:run:input:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input.left \
     port {input:rsc.rdy} input.left \
     port {run.wen} input \
     port {input:rsci.oswt} input \
     port {input:rsci.wen_comp} output \
     portBus input:rsci.idat.mxwt(7:0) output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} \

load symbol "fir:run:output:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output.right \
     port {output:rsc.rdy} output.right \
     port {run.wen} input \
     port {output:rsci.oswt} input \
     port {output:rsci.wen_comp} output \
     portBus output:rsci.idat(7:0) input 8 {output:rsci.idat(7)} {output:rsci.idat(6)} {output:rsci.idat(5)} {output:rsci.idat(4)} {output:rsci.idat(3)} {output:rsci.idat(2)} {output:rsci.idat(1)} {output:rsci.idat(0)} \

load symbol "fir:run:staller" "orig" GEN \
 fillcolor 1 \
     port {run.wen} output \
     port {input:rsci.wen_comp} input \
     port {output:rsci.wen_comp} input \

load symbol "fir:run_run:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run.wen} input \
     portBus fsm_output(1:0) output 2 {fsm_output(1)} {fsm_output(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mul(8,1,8,1,16)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,1,16,1,17,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(15:0) input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(15:0) input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(16:0) output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(17,1,17,1,18,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(16:0) input 17 {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(16:0) input 17 {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(17:0) output 18 {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(18,1,18,1,19,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(17:0) input 18 {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(17:0) input 18 {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(18:0) output 19 {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-590 -attr oid 588 -attr vt d
load net {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-591 -attr oid 589 -attr vt d
load net {input:rsci.idat.mxwt(0)} -attr vt d
load net {input:rsci.idat.mxwt(1)} -attr vt d
load net {input:rsci.idat.mxwt(2)} -attr vt d
load net {input:rsci.idat.mxwt(3)} -attr vt d
load net {input:rsci.idat.mxwt(4)} -attr vt d
load net {input:rsci.idat.mxwt(5)} -attr vt d
load net {input:rsci.idat.mxwt(6)} -attr vt d
load net {input:rsci.idat.mxwt(7)} -attr vt d
load netBundle {input:rsci.idat.mxwt} 8 {input:rsci.idat.mxwt(0)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-592 -attr oid 590 -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-593 -attr oid 591 -attr vt d
load net {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-594 -attr oid 592 -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {regs(1).sva(0)} -attr vt d
load net {regs(1).sva(1)} -attr vt d
load net {regs(1).sva(2)} -attr vt d
load net {regs(1).sva(3)} -attr vt d
load net {regs(1).sva(4)} -attr vt d
load net {regs(1).sva(5)} -attr vt d
load net {regs(1).sva(6)} -attr vt d
load net {regs(1).sva(7)} -attr vt d
load netBundle {regs(1).sva} 8 {regs(1).sva(0)} {regs(1).sva(1)} {regs(1).sva(2)} {regs(1).sva(3)} {regs(1).sva(4)} {regs(1).sva(5)} {regs(1).sva(6)} {regs(1).sva(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-595 -attr oid 593 -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(0).sva(0)} -attr vt d
load net {regs(0).sva(1)} -attr vt d
load net {regs(0).sva(2)} -attr vt d
load net {regs(0).sva(3)} -attr vt d
load net {regs(0).sva(4)} -attr vt d
load net {regs(0).sva(5)} -attr vt d
load net {regs(0).sva(6)} -attr vt d
load net {regs(0).sva(7)} -attr vt d
load netBundle {regs(0).sva} 8 {regs(0).sva(0)} {regs(0).sva(1)} {regs(0).sva(2)} {regs(0).sva(3)} {regs(0).sva(4)} {regs(0).sva(5)} {regs(0).sva(6)} {regs(0).sva(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-596 -attr oid 594 -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {MAC:asn#4.itm(0)} -attr vt d
load net {MAC:asn#4.itm(1)} -attr vt d
load net {MAC:asn#4.itm(2)} -attr vt d
load net {MAC:asn#4.itm(3)} -attr vt d
load net {MAC:asn#4.itm(4)} -attr vt d
load net {MAC:asn#4.itm(5)} -attr vt d
load net {MAC:asn#4.itm(6)} -attr vt d
load net {MAC:asn#4.itm(7)} -attr vt d
load netBundle {MAC:asn#4.itm} 8 {MAC:asn#4.itm(0)} {MAC:asn#4.itm(1)} {MAC:asn#4.itm(2)} {MAC:asn#4.itm(3)} {MAC:asn#4.itm(4)} {MAC:asn#4.itm(5)} {MAC:asn#4.itm(6)} {MAC:asn#4.itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-597 -attr oid 595 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#8.itm(0)} -attr vt d
load net {MAC:asn#8.itm(1)} -attr vt d
load net {MAC:asn#8.itm(2)} -attr vt d
load net {MAC:asn#8.itm(3)} -attr vt d
load net {MAC:asn#8.itm(4)} -attr vt d
load net {MAC:asn#8.itm(5)} -attr vt d
load net {MAC:asn#8.itm(6)} -attr vt d
load net {MAC:asn#8.itm(7)} -attr vt d
load netBundle {MAC:asn#8.itm} 8 {MAC:asn#8.itm(0)} {MAC:asn#8.itm(1)} {MAC:asn#8.itm(2)} {MAC:asn#8.itm(3)} {MAC:asn#8.itm(4)} {MAC:asn#8.itm(5)} {MAC:asn#8.itm(6)} {MAC:asn#8.itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-598 -attr oid 596 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#10.itm(0)} -attr vt d
load net {MAC:asn#10.itm(1)} -attr vt d
load net {MAC:asn#10.itm(2)} -attr vt d
load net {MAC:asn#10.itm(3)} -attr vt d
load net {MAC:asn#10.itm(4)} -attr vt d
load net {MAC:asn#10.itm(5)} -attr vt d
load net {MAC:asn#10.itm(6)} -attr vt d
load net {MAC:asn#10.itm(7)} -attr vt d
load netBundle {MAC:asn#10.itm} 8 {MAC:asn#10.itm(0)} {MAC:asn#10.itm(1)} {MAC:asn#10.itm(2)} {MAC:asn#10.itm(3)} {MAC:asn#10.itm(4)} {MAC:asn#10.itm(5)} {MAC:asn#10.itm(6)} {MAC:asn#10.itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-599 -attr oid 597 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#12.itm(0)} -attr vt d
load net {MAC:asn#12.itm(1)} -attr vt d
load net {MAC:asn#12.itm(2)} -attr vt d
load net {MAC:asn#12.itm(3)} -attr vt d
load net {MAC:asn#12.itm(4)} -attr vt d
load net {MAC:asn#12.itm(5)} -attr vt d
load net {MAC:asn#12.itm(6)} -attr vt d
load net {MAC:asn#12.itm(7)} -attr vt d
load netBundle {MAC:asn#12.itm} 8 {MAC:asn#12.itm(0)} {MAC:asn#12.itm(1)} {MAC:asn#12.itm(2)} {MAC:asn#12.itm(3)} {MAC:asn#12.itm(4)} {MAC:asn#12.itm(5)} {MAC:asn#12.itm(6)} {MAC:asn#12.itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-600 -attr oid 598 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#14.itm(0)} -attr vt d
load net {MAC:asn#14.itm(1)} -attr vt d
load net {MAC:asn#14.itm(2)} -attr vt d
load net {MAC:asn#14.itm(3)} -attr vt d
load net {MAC:asn#14.itm(4)} -attr vt d
load net {MAC:asn#14.itm(5)} -attr vt d
load net {MAC:asn#14.itm(6)} -attr vt d
load net {MAC:asn#14.itm(7)} -attr vt d
load netBundle {MAC:asn#14.itm} 8 {MAC:asn#14.itm(0)} {MAC:asn#14.itm(1)} {MAC:asn#14.itm(2)} {MAC:asn#14.itm(3)} {MAC:asn#14.itm(4)} {MAC:asn#14.itm(5)} {MAC:asn#14.itm(6)} {MAC:asn#14.itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-601 -attr oid 599 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(0)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(1)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(2)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(3)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(4)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(5)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(6)} -attr vt d
load net {MAC:slc(MAC-8:acc#1)(18-11).itm(7)} -attr vt d
load netBundle {MAC:slc(MAC-8:acc#1)(18-11).itm} 8 {MAC:slc(MAC-8:acc#1)(18-11).itm(0)} {MAC:slc(MAC-8:acc#1)(18-11).itm(1)} {MAC:slc(MAC-8:acc#1)(18-11).itm(2)} {MAC:slc(MAC-8:acc#1)(18-11).itm(3)} {MAC:slc(MAC-8:acc#1)(18-11).itm(4)} {MAC:slc(MAC-8:acc#1)(18-11).itm(5)} {MAC:slc(MAC-8:acc#1)(18-11).itm(6)} {MAC:slc(MAC-8:acc#1)(18-11).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-602 -attr oid 600 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(0)} -attr vt d
load net {MAC-8:acc#1.itm(1)} -attr vt d
load net {MAC-8:acc#1.itm(2)} -attr vt d
load net {MAC-8:acc#1.itm(3)} -attr vt d
load net {MAC-8:acc#1.itm(4)} -attr vt d
load net {MAC-8:acc#1.itm(5)} -attr vt d
load net {MAC-8:acc#1.itm(6)} -attr vt d
load net {MAC-8:acc#1.itm(7)} -attr vt d
load net {MAC-8:acc#1.itm(8)} -attr vt d
load net {MAC-8:acc#1.itm(9)} -attr vt d
load net {MAC-8:acc#1.itm(10)} -attr vt d
load net {MAC-8:acc#1.itm(11)} -attr vt d
load net {MAC-8:acc#1.itm(12)} -attr vt d
load net {MAC-8:acc#1.itm(13)} -attr vt d
load net {MAC-8:acc#1.itm(14)} -attr vt d
load net {MAC-8:acc#1.itm(15)} -attr vt d
load net {MAC-8:acc#1.itm(16)} -attr vt d
load net {MAC-8:acc#1.itm(17)} -attr vt d
load net {MAC-8:acc#1.itm(18)} -attr vt d
load netBundle {MAC-8:acc#1.itm} 19 {MAC-8:acc#1.itm(0)} {MAC-8:acc#1.itm(1)} {MAC-8:acc#1.itm(2)} {MAC-8:acc#1.itm(3)} {MAC-8:acc#1.itm(4)} {MAC-8:acc#1.itm(5)} {MAC-8:acc#1.itm(6)} {MAC-8:acc#1.itm(7)} {MAC-8:acc#1.itm(8)} {MAC-8:acc#1.itm(9)} {MAC-8:acc#1.itm(10)} {MAC-8:acc#1.itm(11)} {MAC-8:acc#1.itm(12)} {MAC-8:acc#1.itm(13)} {MAC-8:acc#1.itm(14)} {MAC-8:acc#1.itm(15)} {MAC-8:acc#1.itm(16)} {MAC-8:acc#1.itm(17)} {MAC-8:acc#1.itm(18)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-603 -attr oid 601 -attr vt d -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC:acc#8.itm(0)} -attr vt d
load net {MAC:acc#8.itm(1)} -attr vt d
load net {MAC:acc#8.itm(2)} -attr vt d
load net {MAC:acc#8.itm(3)} -attr vt d
load net {MAC:acc#8.itm(4)} -attr vt d
load net {MAC:acc#8.itm(5)} -attr vt d
load net {MAC:acc#8.itm(6)} -attr vt d
load net {MAC:acc#8.itm(7)} -attr vt d
load net {MAC:acc#8.itm(8)} -attr vt d
load net {MAC:acc#8.itm(9)} -attr vt d
load net {MAC:acc#8.itm(10)} -attr vt d
load net {MAC:acc#8.itm(11)} -attr vt d
load net {MAC:acc#8.itm(12)} -attr vt d
load net {MAC:acc#8.itm(13)} -attr vt d
load net {MAC:acc#8.itm(14)} -attr vt d
load net {MAC:acc#8.itm(15)} -attr vt d
load net {MAC:acc#8.itm(16)} -attr vt d
load net {MAC:acc#8.itm(17)} -attr vt d
load netBundle {MAC:acc#8.itm} 18 {MAC:acc#8.itm(0)} {MAC:acc#8.itm(1)} {MAC:acc#8.itm(2)} {MAC:acc#8.itm(3)} {MAC:acc#8.itm(4)} {MAC:acc#8.itm(5)} {MAC:acc#8.itm(6)} {MAC:acc#8.itm(7)} {MAC:acc#8.itm(8)} {MAC:acc#8.itm(9)} {MAC:acc#8.itm(10)} {MAC:acc#8.itm(11)} {MAC:acc#8.itm(12)} {MAC:acc#8.itm(13)} {MAC:acc#8.itm(14)} {MAC:acc#8.itm(15)} {MAC:acc#8.itm(16)} {MAC:acc#8.itm(17)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-604 -attr oid 602 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#6.itm(0)} -attr vt d
load net {MAC:acc#6.itm(1)} -attr vt d
load net {MAC:acc#6.itm(2)} -attr vt d
load net {MAC:acc#6.itm(3)} -attr vt d
load net {MAC:acc#6.itm(4)} -attr vt d
load net {MAC:acc#6.itm(5)} -attr vt d
load net {MAC:acc#6.itm(6)} -attr vt d
load net {MAC:acc#6.itm(7)} -attr vt d
load net {MAC:acc#6.itm(8)} -attr vt d
load net {MAC:acc#6.itm(9)} -attr vt d
load net {MAC:acc#6.itm(10)} -attr vt d
load net {MAC:acc#6.itm(11)} -attr vt d
load net {MAC:acc#6.itm(12)} -attr vt d
load net {MAC:acc#6.itm(13)} -attr vt d
load net {MAC:acc#6.itm(14)} -attr vt d
load net {MAC:acc#6.itm(15)} -attr vt d
load net {MAC:acc#6.itm(16)} -attr vt d
load netBundle {MAC:acc#6.itm} 17 {MAC:acc#6.itm(0)} {MAC:acc#6.itm(1)} {MAC:acc#6.itm(2)} {MAC:acc#6.itm(3)} {MAC:acc#6.itm(4)} {MAC:acc#6.itm(5)} {MAC:acc#6.itm(6)} {MAC:acc#6.itm(7)} {MAC:acc#6.itm(8)} {MAC:acc#6.itm(9)} {MAC:acc#6.itm(10)} {MAC:acc#6.itm(11)} {MAC:acc#6.itm(12)} {MAC:acc#6.itm(13)} {MAC:acc#6.itm(14)} {MAC:acc#6.itm(15)} {MAC:acc#6.itm(16)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-605 -attr oid 603 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC-7:mul.itm(0)} -attr vt d
load net {MAC-7:mul.itm(1)} -attr vt d
load net {MAC-7:mul.itm(2)} -attr vt d
load net {MAC-7:mul.itm(3)} -attr vt d
load net {MAC-7:mul.itm(4)} -attr vt d
load net {MAC-7:mul.itm(5)} -attr vt d
load net {MAC-7:mul.itm(6)} -attr vt d
load net {MAC-7:mul.itm(7)} -attr vt d
load net {MAC-7:mul.itm(8)} -attr vt d
load net {MAC-7:mul.itm(9)} -attr vt d
load net {MAC-7:mul.itm(10)} -attr vt d
load net {MAC-7:mul.itm(11)} -attr vt d
load net {MAC-7:mul.itm(12)} -attr vt d
load net {MAC-7:mul.itm(13)} -attr vt d
load net {MAC-7:mul.itm(14)} -attr vt d
load net {MAC-7:mul.itm(15)} -attr vt d
load netBundle {MAC-7:mul.itm} 16 {MAC-7:mul.itm(0)} {MAC-7:mul.itm(1)} {MAC-7:mul.itm(2)} {MAC-7:mul.itm(3)} {MAC-7:mul.itm(4)} {MAC-7:mul.itm(5)} {MAC-7:mul.itm(6)} {MAC-7:mul.itm(7)} {MAC-7:mul.itm(8)} {MAC-7:mul.itm(9)} {MAC-7:mul.itm(10)} {MAC-7:mul.itm(11)} {MAC-7:mul.itm(12)} {MAC-7:mul.itm(13)} {MAC-7:mul.itm(14)} {MAC-7:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-606 -attr oid 604 -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-7:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-7:slc(coeffs,*8)(7-0).itm} 8 {MAC-7:slc(coeffs,*8)(7-0).itm(0)} {MAC-7:slc(coeffs,*8)(7-0).itm(1)} {MAC-7:slc(coeffs,*8)(7-0).itm(2)} {MAC-7:slc(coeffs,*8)(7-0).itm(3)} {MAC-7:slc(coeffs,*8)(7-0).itm(4)} {MAC-7:slc(coeffs,*8)(7-0).itm(5)} {MAC-7:slc(coeffs,*8)(7-0).itm(6)} {MAC-7:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-607 -attr oid 605 -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {MAC-8:mul.itm(0)} -attr vt d
load net {MAC-8:mul.itm(1)} -attr vt d
load net {MAC-8:mul.itm(2)} -attr vt d
load net {MAC-8:mul.itm(3)} -attr vt d
load net {MAC-8:mul.itm(4)} -attr vt d
load net {MAC-8:mul.itm(5)} -attr vt d
load net {MAC-8:mul.itm(6)} -attr vt d
load net {MAC-8:mul.itm(7)} -attr vt d
load net {MAC-8:mul.itm(8)} -attr vt d
load net {MAC-8:mul.itm(9)} -attr vt d
load net {MAC-8:mul.itm(10)} -attr vt d
load net {MAC-8:mul.itm(11)} -attr vt d
load net {MAC-8:mul.itm(12)} -attr vt d
load net {MAC-8:mul.itm(13)} -attr vt d
load net {MAC-8:mul.itm(14)} -attr vt d
load net {MAC-8:mul.itm(15)} -attr vt d
load netBundle {MAC-8:mul.itm} 16 {MAC-8:mul.itm(0)} {MAC-8:mul.itm(1)} {MAC-8:mul.itm(2)} {MAC-8:mul.itm(3)} {MAC-8:mul.itm(4)} {MAC-8:mul.itm(5)} {MAC-8:mul.itm(6)} {MAC-8:mul.itm(7)} {MAC-8:mul.itm(8)} {MAC-8:mul.itm(9)} {MAC-8:mul.itm(10)} {MAC-8:mul.itm(11)} {MAC-8:mul.itm(12)} {MAC-8:mul.itm(13)} {MAC-8:mul.itm(14)} {MAC-8:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-608 -attr oid 606 -attr vt d -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-8:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-8:slc(coeffs,*8)(7-0).itm} 8 {MAC-8:slc(coeffs,*8)(7-0).itm(0)} {MAC-8:slc(coeffs,*8)(7-0).itm(1)} {MAC-8:slc(coeffs,*8)(7-0).itm(2)} {MAC-8:slc(coeffs,*8)(7-0).itm(3)} {MAC-8:slc(coeffs,*8)(7-0).itm(4)} {MAC-8:slc(coeffs,*8)(7-0).itm(5)} {MAC-8:slc(coeffs,*8)(7-0).itm(6)} {MAC-8:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-609 -attr oid 607 -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(0)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(1)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(2)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(3)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(4)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(5)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(6)} -attr vt d
load net {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(7)} -attr vt d
load netBundle {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm} 8 {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(0)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(1)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(2)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(3)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(4)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(5)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(6)} {SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-610 -attr oid 608 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {MAC:acc#5.itm(0)} -attr vt d
load net {MAC:acc#5.itm(1)} -attr vt d
load net {MAC:acc#5.itm(2)} -attr vt d
load net {MAC:acc#5.itm(3)} -attr vt d
load net {MAC:acc#5.itm(4)} -attr vt d
load net {MAC:acc#5.itm(5)} -attr vt d
load net {MAC:acc#5.itm(6)} -attr vt d
load net {MAC:acc#5.itm(7)} -attr vt d
load net {MAC:acc#5.itm(8)} -attr vt d
load net {MAC:acc#5.itm(9)} -attr vt d
load net {MAC:acc#5.itm(10)} -attr vt d
load net {MAC:acc#5.itm(11)} -attr vt d
load net {MAC:acc#5.itm(12)} -attr vt d
load net {MAC:acc#5.itm(13)} -attr vt d
load net {MAC:acc#5.itm(14)} -attr vt d
load net {MAC:acc#5.itm(15)} -attr vt d
load net {MAC:acc#5.itm(16)} -attr vt d
load netBundle {MAC:acc#5.itm} 17 {MAC:acc#5.itm(0)} {MAC:acc#5.itm(1)} {MAC:acc#5.itm(2)} {MAC:acc#5.itm(3)} {MAC:acc#5.itm(4)} {MAC:acc#5.itm(5)} {MAC:acc#5.itm(6)} {MAC:acc#5.itm(7)} {MAC:acc#5.itm(8)} {MAC:acc#5.itm(9)} {MAC:acc#5.itm(10)} {MAC:acc#5.itm(11)} {MAC:acc#5.itm(12)} {MAC:acc#5.itm(13)} {MAC:acc#5.itm(14)} {MAC:acc#5.itm(15)} {MAC:acc#5.itm(16)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-611 -attr oid 609 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC-5:mul.itm(0)} -attr vt d
load net {MAC-5:mul.itm(1)} -attr vt d
load net {MAC-5:mul.itm(2)} -attr vt d
load net {MAC-5:mul.itm(3)} -attr vt d
load net {MAC-5:mul.itm(4)} -attr vt d
load net {MAC-5:mul.itm(5)} -attr vt d
load net {MAC-5:mul.itm(6)} -attr vt d
load net {MAC-5:mul.itm(7)} -attr vt d
load net {MAC-5:mul.itm(8)} -attr vt d
load net {MAC-5:mul.itm(9)} -attr vt d
load net {MAC-5:mul.itm(10)} -attr vt d
load net {MAC-5:mul.itm(11)} -attr vt d
load net {MAC-5:mul.itm(12)} -attr vt d
load net {MAC-5:mul.itm(13)} -attr vt d
load net {MAC-5:mul.itm(14)} -attr vt d
load net {MAC-5:mul.itm(15)} -attr vt d
load netBundle {MAC-5:mul.itm} 16 {MAC-5:mul.itm(0)} {MAC-5:mul.itm(1)} {MAC-5:mul.itm(2)} {MAC-5:mul.itm(3)} {MAC-5:mul.itm(4)} {MAC-5:mul.itm(5)} {MAC-5:mul.itm(6)} {MAC-5:mul.itm(7)} {MAC-5:mul.itm(8)} {MAC-5:mul.itm(9)} {MAC-5:mul.itm(10)} {MAC-5:mul.itm(11)} {MAC-5:mul.itm(12)} {MAC-5:mul.itm(13)} {MAC-5:mul.itm(14)} {MAC-5:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-612 -attr oid 610 -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-5:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-5:slc(coeffs,*8)(7-0).itm} 8 {MAC-5:slc(coeffs,*8)(7-0).itm(0)} {MAC-5:slc(coeffs,*8)(7-0).itm(1)} {MAC-5:slc(coeffs,*8)(7-0).itm(2)} {MAC-5:slc(coeffs,*8)(7-0).itm(3)} {MAC-5:slc(coeffs,*8)(7-0).itm(4)} {MAC-5:slc(coeffs,*8)(7-0).itm(5)} {MAC-5:slc(coeffs,*8)(7-0).itm(6)} {MAC-5:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-613 -attr oid 611 -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {MAC-6:mul.itm(0)} -attr vt d
load net {MAC-6:mul.itm(1)} -attr vt d
load net {MAC-6:mul.itm(2)} -attr vt d
load net {MAC-6:mul.itm(3)} -attr vt d
load net {MAC-6:mul.itm(4)} -attr vt d
load net {MAC-6:mul.itm(5)} -attr vt d
load net {MAC-6:mul.itm(6)} -attr vt d
load net {MAC-6:mul.itm(7)} -attr vt d
load net {MAC-6:mul.itm(8)} -attr vt d
load net {MAC-6:mul.itm(9)} -attr vt d
load net {MAC-6:mul.itm(10)} -attr vt d
load net {MAC-6:mul.itm(11)} -attr vt d
load net {MAC-6:mul.itm(12)} -attr vt d
load net {MAC-6:mul.itm(13)} -attr vt d
load net {MAC-6:mul.itm(14)} -attr vt d
load net {MAC-6:mul.itm(15)} -attr vt d
load netBundle {MAC-6:mul.itm} 16 {MAC-6:mul.itm(0)} {MAC-6:mul.itm(1)} {MAC-6:mul.itm(2)} {MAC-6:mul.itm(3)} {MAC-6:mul.itm(4)} {MAC-6:mul.itm(5)} {MAC-6:mul.itm(6)} {MAC-6:mul.itm(7)} {MAC-6:mul.itm(8)} {MAC-6:mul.itm(9)} {MAC-6:mul.itm(10)} {MAC-6:mul.itm(11)} {MAC-6:mul.itm(12)} {MAC-6:mul.itm(13)} {MAC-6:mul.itm(14)} {MAC-6:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-614 -attr oid 612 -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-6:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-6:slc(coeffs,*8)(7-0).itm} 8 {MAC-6:slc(coeffs,*8)(7-0).itm(0)} {MAC-6:slc(coeffs,*8)(7-0).itm(1)} {MAC-6:slc(coeffs,*8)(7-0).itm(2)} {MAC-6:slc(coeffs,*8)(7-0).itm(3)} {MAC-6:slc(coeffs,*8)(7-0).itm(4)} {MAC-6:slc(coeffs,*8)(7-0).itm(5)} {MAC-6:slc(coeffs,*8)(7-0).itm(6)} {MAC-6:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-615 -attr oid 613 -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {MAC:acc.itm(0)} -attr vt d
load net {MAC:acc.itm(1)} -attr vt d
load net {MAC:acc.itm(2)} -attr vt d
load net {MAC:acc.itm(3)} -attr vt d
load net {MAC:acc.itm(4)} -attr vt d
load net {MAC:acc.itm(5)} -attr vt d
load net {MAC:acc.itm(6)} -attr vt d
load net {MAC:acc.itm(7)} -attr vt d
load net {MAC:acc.itm(8)} -attr vt d
load net {MAC:acc.itm(9)} -attr vt d
load net {MAC:acc.itm(10)} -attr vt d
load net {MAC:acc.itm(11)} -attr vt d
load net {MAC:acc.itm(12)} -attr vt d
load net {MAC:acc.itm(13)} -attr vt d
load net {MAC:acc.itm(14)} -attr vt d
load net {MAC:acc.itm(15)} -attr vt d
load net {MAC:acc.itm(16)} -attr vt d
load net {MAC:acc.itm(17)} -attr vt d
load netBundle {MAC:acc.itm} 18 {MAC:acc.itm(0)} {MAC:acc.itm(1)} {MAC:acc.itm(2)} {MAC:acc.itm(3)} {MAC:acc.itm(4)} {MAC:acc.itm(5)} {MAC:acc.itm(6)} {MAC:acc.itm(7)} {MAC:acc.itm(8)} {MAC:acc.itm(9)} {MAC:acc.itm(10)} {MAC:acc.itm(11)} {MAC:acc.itm(12)} {MAC:acc.itm(13)} {MAC:acc.itm(14)} {MAC:acc.itm(15)} {MAC:acc.itm(16)} {MAC:acc.itm(17)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-616 -attr oid 614 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc#4.itm(0)} -attr vt d
load net {MAC:acc#4.itm(1)} -attr vt d
load net {MAC:acc#4.itm(2)} -attr vt d
load net {MAC:acc#4.itm(3)} -attr vt d
load net {MAC:acc#4.itm(4)} -attr vt d
load net {MAC:acc#4.itm(5)} -attr vt d
load net {MAC:acc#4.itm(6)} -attr vt d
load net {MAC:acc#4.itm(7)} -attr vt d
load net {MAC:acc#4.itm(8)} -attr vt d
load net {MAC:acc#4.itm(9)} -attr vt d
load net {MAC:acc#4.itm(10)} -attr vt d
load net {MAC:acc#4.itm(11)} -attr vt d
load net {MAC:acc#4.itm(12)} -attr vt d
load net {MAC:acc#4.itm(13)} -attr vt d
load net {MAC:acc#4.itm(14)} -attr vt d
load net {MAC:acc#4.itm(15)} -attr vt d
load net {MAC:acc#4.itm(16)} -attr vt d
load netBundle {MAC:acc#4.itm} 17 {MAC:acc#4.itm(0)} {MAC:acc#4.itm(1)} {MAC:acc#4.itm(2)} {MAC:acc#4.itm(3)} {MAC:acc#4.itm(4)} {MAC:acc#4.itm(5)} {MAC:acc#4.itm(6)} {MAC:acc#4.itm(7)} {MAC:acc#4.itm(8)} {MAC:acc#4.itm(9)} {MAC:acc#4.itm(10)} {MAC:acc#4.itm(11)} {MAC:acc#4.itm(12)} {MAC:acc#4.itm(13)} {MAC:acc#4.itm(14)} {MAC:acc#4.itm(15)} {MAC:acc#4.itm(16)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-617 -attr oid 615 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC-3:mul.itm(0)} -attr vt d
load net {MAC-3:mul.itm(1)} -attr vt d
load net {MAC-3:mul.itm(2)} -attr vt d
load net {MAC-3:mul.itm(3)} -attr vt d
load net {MAC-3:mul.itm(4)} -attr vt d
load net {MAC-3:mul.itm(5)} -attr vt d
load net {MAC-3:mul.itm(6)} -attr vt d
load net {MAC-3:mul.itm(7)} -attr vt d
load net {MAC-3:mul.itm(8)} -attr vt d
load net {MAC-3:mul.itm(9)} -attr vt d
load net {MAC-3:mul.itm(10)} -attr vt d
load net {MAC-3:mul.itm(11)} -attr vt d
load net {MAC-3:mul.itm(12)} -attr vt d
load net {MAC-3:mul.itm(13)} -attr vt d
load net {MAC-3:mul.itm(14)} -attr vt d
load net {MAC-3:mul.itm(15)} -attr vt d
load netBundle {MAC-3:mul.itm} 16 {MAC-3:mul.itm(0)} {MAC-3:mul.itm(1)} {MAC-3:mul.itm(2)} {MAC-3:mul.itm(3)} {MAC-3:mul.itm(4)} {MAC-3:mul.itm(5)} {MAC-3:mul.itm(6)} {MAC-3:mul.itm(7)} {MAC-3:mul.itm(8)} {MAC-3:mul.itm(9)} {MAC-3:mul.itm(10)} {MAC-3:mul.itm(11)} {MAC-3:mul.itm(12)} {MAC-3:mul.itm(13)} {MAC-3:mul.itm(14)} {MAC-3:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-618 -attr oid 616 -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-3:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-3:slc(coeffs,*8)(7-0).itm} 8 {MAC-3:slc(coeffs,*8)(7-0).itm(0)} {MAC-3:slc(coeffs,*8)(7-0).itm(1)} {MAC-3:slc(coeffs,*8)(7-0).itm(2)} {MAC-3:slc(coeffs,*8)(7-0).itm(3)} {MAC-3:slc(coeffs,*8)(7-0).itm(4)} {MAC-3:slc(coeffs,*8)(7-0).itm(5)} {MAC-3:slc(coeffs,*8)(7-0).itm(6)} {MAC-3:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-619 -attr oid 617 -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {MAC-4:mul.itm(0)} -attr vt d
load net {MAC-4:mul.itm(1)} -attr vt d
load net {MAC-4:mul.itm(2)} -attr vt d
load net {MAC-4:mul.itm(3)} -attr vt d
load net {MAC-4:mul.itm(4)} -attr vt d
load net {MAC-4:mul.itm(5)} -attr vt d
load net {MAC-4:mul.itm(6)} -attr vt d
load net {MAC-4:mul.itm(7)} -attr vt d
load net {MAC-4:mul.itm(8)} -attr vt d
load net {MAC-4:mul.itm(9)} -attr vt d
load net {MAC-4:mul.itm(10)} -attr vt d
load net {MAC-4:mul.itm(11)} -attr vt d
load net {MAC-4:mul.itm(12)} -attr vt d
load net {MAC-4:mul.itm(13)} -attr vt d
load net {MAC-4:mul.itm(14)} -attr vt d
load net {MAC-4:mul.itm(15)} -attr vt d
load netBundle {MAC-4:mul.itm} 16 {MAC-4:mul.itm(0)} {MAC-4:mul.itm(1)} {MAC-4:mul.itm(2)} {MAC-4:mul.itm(3)} {MAC-4:mul.itm(4)} {MAC-4:mul.itm(5)} {MAC-4:mul.itm(6)} {MAC-4:mul.itm(7)} {MAC-4:mul.itm(8)} {MAC-4:mul.itm(9)} {MAC-4:mul.itm(10)} {MAC-4:mul.itm(11)} {MAC-4:mul.itm(12)} {MAC-4:mul.itm(13)} {MAC-4:mul.itm(14)} {MAC-4:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-620 -attr oid 618 -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-4:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-4:slc(coeffs,*8)(7-0).itm} 8 {MAC-4:slc(coeffs,*8)(7-0).itm(0)} {MAC-4:slc(coeffs,*8)(7-0).itm(1)} {MAC-4:slc(coeffs,*8)(7-0).itm(2)} {MAC-4:slc(coeffs,*8)(7-0).itm(3)} {MAC-4:slc(coeffs,*8)(7-0).itm(4)} {MAC-4:slc(coeffs,*8)(7-0).itm(5)} {MAC-4:slc(coeffs,*8)(7-0).itm(6)} {MAC-4:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-621 -attr oid 619 -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {MAC:acc#7.itm(0)} -attr vt d
load net {MAC:acc#7.itm(1)} -attr vt d
load net {MAC:acc#7.itm(2)} -attr vt d
load net {MAC:acc#7.itm(3)} -attr vt d
load net {MAC:acc#7.itm(4)} -attr vt d
load net {MAC:acc#7.itm(5)} -attr vt d
load net {MAC:acc#7.itm(6)} -attr vt d
load net {MAC:acc#7.itm(7)} -attr vt d
load net {MAC:acc#7.itm(8)} -attr vt d
load net {MAC:acc#7.itm(9)} -attr vt d
load net {MAC:acc#7.itm(10)} -attr vt d
load net {MAC:acc#7.itm(11)} -attr vt d
load net {MAC:acc#7.itm(12)} -attr vt d
load net {MAC:acc#7.itm(13)} -attr vt d
load net {MAC:acc#7.itm(14)} -attr vt d
load net {MAC:acc#7.itm(15)} -attr vt d
load net {MAC:acc#7.itm(16)} -attr vt d
load netBundle {MAC:acc#7.itm} 17 {MAC:acc#7.itm(0)} {MAC:acc#7.itm(1)} {MAC:acc#7.itm(2)} {MAC:acc#7.itm(3)} {MAC:acc#7.itm(4)} {MAC:acc#7.itm(5)} {MAC:acc#7.itm(6)} {MAC:acc#7.itm(7)} {MAC:acc#7.itm(8)} {MAC:acc#7.itm(9)} {MAC:acc#7.itm(10)} {MAC:acc#7.itm(11)} {MAC:acc#7.itm(12)} {MAC:acc#7.itm(13)} {MAC:acc#7.itm(14)} {MAC:acc#7.itm(15)} {MAC:acc#7.itm(16)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-622 -attr oid 620 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC-1:mul.itm(0)} -attr vt d
load net {MAC-1:mul.itm(1)} -attr vt d
load net {MAC-1:mul.itm(2)} -attr vt d
load net {MAC-1:mul.itm(3)} -attr vt d
load net {MAC-1:mul.itm(4)} -attr vt d
load net {MAC-1:mul.itm(5)} -attr vt d
load net {MAC-1:mul.itm(6)} -attr vt d
load net {MAC-1:mul.itm(7)} -attr vt d
load net {MAC-1:mul.itm(8)} -attr vt d
load net {MAC-1:mul.itm(9)} -attr vt d
load net {MAC-1:mul.itm(10)} -attr vt d
load net {MAC-1:mul.itm(11)} -attr vt d
load net {MAC-1:mul.itm(12)} -attr vt d
load net {MAC-1:mul.itm(13)} -attr vt d
load net {MAC-1:mul.itm(14)} -attr vt d
load net {MAC-1:mul.itm(15)} -attr vt d
load netBundle {MAC-1:mul.itm} 16 {MAC-1:mul.itm(0)} {MAC-1:mul.itm(1)} {MAC-1:mul.itm(2)} {MAC-1:mul.itm(3)} {MAC-1:mul.itm(4)} {MAC-1:mul.itm(5)} {MAC-1:mul.itm(6)} {MAC-1:mul.itm(7)} {MAC-1:mul.itm(8)} {MAC-1:mul.itm(9)} {MAC-1:mul.itm(10)} {MAC-1:mul.itm(11)} {MAC-1:mul.itm(12)} {MAC-1:mul.itm(13)} {MAC-1:mul.itm(14)} {MAC-1:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-623 -attr oid 621 -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-1:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-1:slc(coeffs,*8)(7-0).itm} 8 {MAC-1:slc(coeffs,*8)(7-0).itm(0)} {MAC-1:slc(coeffs,*8)(7-0).itm(1)} {MAC-1:slc(coeffs,*8)(7-0).itm(2)} {MAC-1:slc(coeffs,*8)(7-0).itm(3)} {MAC-1:slc(coeffs,*8)(7-0).itm(4)} {MAC-1:slc(coeffs,*8)(7-0).itm(5)} {MAC-1:slc(coeffs,*8)(7-0).itm(6)} {MAC-1:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-624 -attr oid 622 -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {MAC-2:mul.itm(0)} -attr vt d
load net {MAC-2:mul.itm(1)} -attr vt d
load net {MAC-2:mul.itm(2)} -attr vt d
load net {MAC-2:mul.itm(3)} -attr vt d
load net {MAC-2:mul.itm(4)} -attr vt d
load net {MAC-2:mul.itm(5)} -attr vt d
load net {MAC-2:mul.itm(6)} -attr vt d
load net {MAC-2:mul.itm(7)} -attr vt d
load net {MAC-2:mul.itm(8)} -attr vt d
load net {MAC-2:mul.itm(9)} -attr vt d
load net {MAC-2:mul.itm(10)} -attr vt d
load net {MAC-2:mul.itm(11)} -attr vt d
load net {MAC-2:mul.itm(12)} -attr vt d
load net {MAC-2:mul.itm(13)} -attr vt d
load net {MAC-2:mul.itm(14)} -attr vt d
load net {MAC-2:mul.itm(15)} -attr vt d
load netBundle {MAC-2:mul.itm} 16 {MAC-2:mul.itm(0)} {MAC-2:mul.itm(1)} {MAC-2:mul.itm(2)} {MAC-2:mul.itm(3)} {MAC-2:mul.itm(4)} {MAC-2:mul.itm(5)} {MAC-2:mul.itm(6)} {MAC-2:mul.itm(7)} {MAC-2:mul.itm(8)} {MAC-2:mul.itm(9)} {MAC-2:mul.itm(10)} {MAC-2:mul.itm(11)} {MAC-2:mul.itm(12)} {MAC-2:mul.itm(13)} {MAC-2:mul.itm(14)} {MAC-2:mul.itm(15)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-625 -attr oid 623 -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:slc(coeffs,*8)(7-0).itm(0)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(1)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(2)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(3)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(4)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(5)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(6)} -attr vt d
load net {MAC-2:slc(coeffs,*8)(7-0).itm(7)} -attr vt d
load netBundle {MAC-2:slc(coeffs,*8)(7-0).itm} 8 {MAC-2:slc(coeffs,*8)(7-0).itm(0)} {MAC-2:slc(coeffs,*8)(7-0).itm(1)} {MAC-2:slc(coeffs,*8)(7-0).itm(2)} {MAC-2:slc(coeffs,*8)(7-0).itm(3)} {MAC-2:slc(coeffs,*8)(7-0).itm(4)} {MAC-2:slc(coeffs,*8)(7-0).itm(5)} {MAC-2:slc(coeffs,*8)(7-0).itm(6)} {MAC-2:slc(coeffs,*8)(7-0).itm(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-626 -attr oid 624 -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-627 -attr oid 625 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-628 -attr oid 626 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-629 -attr oid 627 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-630 -attr oid 628 -attr vt d
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-631 -attr oid 629 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-632 -attr oid 630 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-633 -attr oid 631 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-634 -attr oid 632 -attr vt d
load net {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-635 -attr oid 633 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-636 -attr oid 634 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-637 -attr oid 635 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-638 -attr oid 636 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-639 -attr oid 637 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-640 -attr oid 638 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-641 -attr oid 639 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-642 -attr oid 640 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-643 -attr oid 641 -attr vt d
load inst "fir:run:input:rsci:inst" "fir:run:input:rsci" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-644 -attr oid 642 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci:inst} -attr area 90.174000 -attr delay 0.494106 -attr hier "/top/fir/fir:run/fir:run:input:rsci"
load net {clk} -pin  "fir:run:input:rsci:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-645 -attr oid 643 -attr vt dc -attr @path {/top/fir/fir:run/clk}
load net {rst} -pin  "fir:run:input:rsci:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-646 -attr oid 644 -attr vt dc -attr @path {/top/fir/fir:run/rst}
load net {input:rsc.dat(0)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.vld} -pin  "fir:run:input:rsci:inst" {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-647 -attr oid 645 -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.vld}
load net {input:rsc.rdy} -pin  "fir:run:input:rsci:inst" {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-648 -attr oid 646 -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.rdy}
load net {run.wen} -pin  "fir:run:input:rsci:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-649 -attr oid 647 -attr vt dc -attr @path {/top/fir/fir:run/run.wen}
load net {reg(input:rsci.iswt0).cse} -pin  "fir:run:input:rsci:inst" {input:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-650 -attr oid 648 -attr vt dc -attr @path {/top/fir/fir:run/reg(input:rsci.iswt0).cse}
load net {input:rsci.wen_comp} -pin  "fir:run:input:rsci:inst" {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-651 -attr oid 649 -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load inst "fir:run:output:rsci:inst" "fir:run:output:rsci" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-652 -attr oid 650 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci:inst} -attr area 13.566000 -attr delay 0.494106 -attr hier "/top/fir/fir:run/fir:run:output:rsci"
load net {clk} -pin  "fir:run:output:rsci:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-653 -attr oid 651 -attr vt dc -attr @path {/top/fir/fir:run/clk}
load net {rst} -pin  "fir:run:output:rsci:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-654 -attr oid 652 -attr vt dc -attr @path {/top/fir/fir:run/rst}
load net {output:rsc.dat(0)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.vld} -pin  "fir:run:output:rsci:inst" {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-655 -attr oid 653 -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.vld}
load net {output:rsc.rdy} -pin  "fir:run:output:rsci:inst" {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-656 -attr oid 654 -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.rdy}
load net {run.wen} -pin  "fir:run:output:rsci:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-657 -attr oid 655 -attr vt dc -attr @path {/top/fir/fir:run/run.wen}
load net {reg(output:rsci.iswt0).cse} -pin  "fir:run:output:rsci:inst" {output:rsci.oswt} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-658 -attr oid 656 -attr vt dc -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0).cse}
load net {output:rsci.wen_comp} -pin  "fir:run:output:rsci:inst" {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-659 -attr oid 657 -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.wen_comp}
load net {output:rsci.idat(0)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(0)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(1)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(2)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(3)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(4)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(5)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(6)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(7)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load inst "fir:run:staller:inst" "fir:run:staller" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-660 -attr oid 658 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:staller:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/fir/fir:run/fir:run:staller"
load net {run.wen} -pin  "fir:run:staller:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-661 -attr oid 659 -attr vt dc -attr @path {/top/fir/fir:run/run.wen}
load net {input:rsci.wen_comp} -pin  "fir:run:staller:inst" {input:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-662 -attr oid 660 -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.wen_comp}
load net {output:rsci.wen_comp} -pin  "fir:run:staller:inst" {output:rsci.wen_comp} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-663 -attr oid 661 -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.wen_comp}
load inst "fir:run_run:fsm:inst" "fir:run_run:fsm" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-664 -attr oid 662 -attr @path {/top/fir/fir:run/fir:run_run:fsm:inst} -attr area 11.000000 -attr hier "/top/fir/fir:run/fir:run_run:fsm"
load net {clk} -pin  "fir:run_run:fsm:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-665 -attr oid 663 -attr @path {/top/fir/fir:run/clk}
load net {rst} -pin  "fir:run_run:fsm:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-666 -attr oid 664 -attr @path {/top/fir/fir:run/rst}
load net {run.wen} -pin  "fir:run_run:fsm:inst" {run.wen} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-667 -attr oid 665 -attr @path {/top/fir/fir:run/run.wen}
load net {fsm_output(0)} -pin  "fir:run_run:fsm:inst" {fsm_output(0)} -attr @path {/top/fir/fir:run/fsm_output}
load net {fsm_output(1)} -pin  "fir:run_run:fsm:inst" {fsm_output(1)} -attr @path {/top/fir/fir:run/fsm_output}
load inst "reg(output:not" "not(1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-668 -attr oid 666 -attr @path {/top/fir/fir:run/reg(output:not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(0)} -pin  "reg(output:not" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(0).itm}
load net {reg(output:not.itm} -pin  "reg(output:not" {Z(0)} -attr @path {/top/fir/fir:run/reg(output:not.itm}
load inst "and#18" "and(2,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-669 -attr oid 667 -attr @path {/top/fir/fir:run/and#18} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "and#18" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {reg(output:not.itm} -pin  "and#18" {A1(0)} -attr @path {/top/fir/fir:run/reg(output:not.itm}
load net {and#18.cse} -pin  "and#18" {Z(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load inst "MAC-7:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-670 -attr oid 668 -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(8)} -pin  "MAC-7:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(9)} -pin  "MAC-7:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(10)} -pin  "MAC-7:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(11)} -pin  "MAC-7:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(12)} -pin  "MAC-7:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(13)} -pin  "MAC-7:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(14)} -pin  "MAC-7:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {coeffs(15)} -pin  "MAC-7:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:slc(coeffs,*8)(7-0).itm}
load net {regs(0).sva(0)} -pin  "MAC-7:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(1)} -pin  "MAC-7:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(2)} -pin  "MAC-7:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(3)} -pin  "MAC-7:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(4)} -pin  "MAC-7:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(5)} -pin  "MAC-7:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(6)} -pin  "MAC-7:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(7)} -pin  "MAC-7:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {MAC-7:mul.itm(0)} -pin  "MAC-7:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(1)} -pin  "MAC-7:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(2)} -pin  "MAC-7:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(3)} -pin  "MAC-7:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(4)} -pin  "MAC-7:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(5)} -pin  "MAC-7:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(6)} -pin  "MAC-7:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(7)} -pin  "MAC-7:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(8)} -pin  "MAC-7:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(9)} -pin  "MAC-7:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(10)} -pin  "MAC-7:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(11)} -pin  "MAC-7:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(12)} -pin  "MAC-7:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(13)} -pin  "MAC-7:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(14)} -pin  "MAC-7:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(15)} -pin  "MAC-7:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load inst "MAC-8:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-671 -attr oid 669 -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(0)} -pin  "MAC-8:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(1)} -pin  "MAC-8:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(2)} -pin  "MAC-8:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(3)} -pin  "MAC-8:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(4)} -pin  "MAC-8:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(5)} -pin  "MAC-8:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(6)} -pin  "MAC-8:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {coeffs(7)} -pin  "MAC-8:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-8:slc(coeffs,*8)(7-0).itm}
load net {input:rsci.idat.mxwt(0)} -pin  "MAC-8:mul" {B(0)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(1)} -pin  "MAC-8:mul" {B(1)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(2)} -pin  "MAC-8:mul" {B(2)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(3)} -pin  "MAC-8:mul" {B(3)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(4)} -pin  "MAC-8:mul" {B(4)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(5)} -pin  "MAC-8:mul" {B(5)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(6)} -pin  "MAC-8:mul" {B(6)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {input:rsci.idat.mxwt(7)} -pin  "MAC-8:mul" {B(7)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:if:asn(SHIFT:if:asn.ncse.sva#1).itm}
load net {MAC-8:mul.itm(0)} -pin  "MAC-8:mul" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(1)} -pin  "MAC-8:mul" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(2)} -pin  "MAC-8:mul" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(3)} -pin  "MAC-8:mul" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(4)} -pin  "MAC-8:mul" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(5)} -pin  "MAC-8:mul" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(6)} -pin  "MAC-8:mul" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(7)} -pin  "MAC-8:mul" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(8)} -pin  "MAC-8:mul" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(9)} -pin  "MAC-8:mul" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(10)} -pin  "MAC-8:mul" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(11)} -pin  "MAC-8:mul" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(12)} -pin  "MAC-8:mul" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(13)} -pin  "MAC-8:mul" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(14)} -pin  "MAC-8:mul" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(15)} -pin  "MAC-8:mul" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load inst "MAC:acc#6" "add(16,1,16,1,17,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-672 -attr oid 670 -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6} -attr area 69.265649 -attr delay 1.194804 -attr qmod "nangate-45nm_beh.mgc_add(16,1,16,1,17,7)"
load net {MAC-7:mul.itm(0)} -pin  "MAC:acc#6" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(1)} -pin  "MAC:acc#6" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(2)} -pin  "MAC:acc#6" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(3)} -pin  "MAC:acc#6" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(4)} -pin  "MAC:acc#6" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(5)} -pin  "MAC:acc#6" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(6)} -pin  "MAC:acc#6" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(7)} -pin  "MAC:acc#6" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(8)} -pin  "MAC:acc#6" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(9)} -pin  "MAC:acc#6" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(10)} -pin  "MAC:acc#6" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(11)} -pin  "MAC:acc#6" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(12)} -pin  "MAC:acc#6" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(13)} -pin  "MAC:acc#6" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(14)} -pin  "MAC:acc#6" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-7:mul.itm(15)} -pin  "MAC:acc#6" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-7:mul.itm}
load net {MAC-8:mul.itm(0)} -pin  "MAC:acc#6" {B(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(1)} -pin  "MAC:acc#6" {B(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(2)} -pin  "MAC:acc#6" {B(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(3)} -pin  "MAC:acc#6" {B(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(4)} -pin  "MAC:acc#6" {B(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(5)} -pin  "MAC:acc#6" {B(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(6)} -pin  "MAC:acc#6" {B(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(7)} -pin  "MAC:acc#6" {B(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(8)} -pin  "MAC:acc#6" {B(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(9)} -pin  "MAC:acc#6" {B(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(10)} -pin  "MAC:acc#6" {B(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(11)} -pin  "MAC:acc#6" {B(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(12)} -pin  "MAC:acc#6" {B(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(13)} -pin  "MAC:acc#6" {B(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(14)} -pin  "MAC:acc#6" {B(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC-8:mul.itm(15)} -pin  "MAC:acc#6" {B(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:mul.itm}
load net {MAC:acc#6.itm(0)} -pin  "MAC:acc#6" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(1)} -pin  "MAC:acc#6" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(2)} -pin  "MAC:acc#6" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(3)} -pin  "MAC:acc#6" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(4)} -pin  "MAC:acc#6" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(5)} -pin  "MAC:acc#6" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(6)} -pin  "MAC:acc#6" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(7)} -pin  "MAC:acc#6" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(8)} -pin  "MAC:acc#6" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(9)} -pin  "MAC:acc#6" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(10)} -pin  "MAC:acc#6" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(11)} -pin  "MAC:acc#6" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(12)} -pin  "MAC:acc#6" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(13)} -pin  "MAC:acc#6" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(14)} -pin  "MAC:acc#6" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(15)} -pin  "MAC:acc#6" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(16)} -pin  "MAC:acc#6" {Z(16)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load inst "MAC-5:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-673 -attr oid 671 -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(24)} -pin  "MAC-5:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(25)} -pin  "MAC-5:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(26)} -pin  "MAC-5:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(27)} -pin  "MAC-5:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(28)} -pin  "MAC-5:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(29)} -pin  "MAC-5:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(30)} -pin  "MAC-5:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {coeffs(31)} -pin  "MAC-5:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:slc(coeffs,*8)(7-0).itm}
load net {MAC:asn#4.itm(0)} -pin  "MAC-5:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(1)} -pin  "MAC-5:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(2)} -pin  "MAC-5:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(3)} -pin  "MAC-5:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(4)} -pin  "MAC-5:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(5)} -pin  "MAC-5:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(6)} -pin  "MAC-5:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(7)} -pin  "MAC-5:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC-5:mul.itm(0)} -pin  "MAC-5:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(1)} -pin  "MAC-5:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(2)} -pin  "MAC-5:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(3)} -pin  "MAC-5:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(4)} -pin  "MAC-5:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(5)} -pin  "MAC-5:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(6)} -pin  "MAC-5:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(7)} -pin  "MAC-5:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(8)} -pin  "MAC-5:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(9)} -pin  "MAC-5:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(10)} -pin  "MAC-5:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(11)} -pin  "MAC-5:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(12)} -pin  "MAC-5:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(13)} -pin  "MAC-5:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(14)} -pin  "MAC-5:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(15)} -pin  "MAC-5:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load inst "MAC-6:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-674 -attr oid 672 -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(16)} -pin  "MAC-6:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(17)} -pin  "MAC-6:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(18)} -pin  "MAC-6:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(19)} -pin  "MAC-6:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(20)} -pin  "MAC-6:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(21)} -pin  "MAC-6:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(22)} -pin  "MAC-6:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {coeffs(23)} -pin  "MAC-6:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:slc(coeffs,*8)(7-0).itm}
load net {regs(1).sva(0)} -pin  "MAC-6:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(1)} -pin  "MAC-6:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(2)} -pin  "MAC-6:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(3)} -pin  "MAC-6:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(4)} -pin  "MAC-6:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(5)} -pin  "MAC-6:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(6)} -pin  "MAC-6:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(7)} -pin  "MAC-6:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {MAC-6:mul.itm(0)} -pin  "MAC-6:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(1)} -pin  "MAC-6:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(2)} -pin  "MAC-6:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(3)} -pin  "MAC-6:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(4)} -pin  "MAC-6:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(5)} -pin  "MAC-6:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(6)} -pin  "MAC-6:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(7)} -pin  "MAC-6:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(8)} -pin  "MAC-6:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(9)} -pin  "MAC-6:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(10)} -pin  "MAC-6:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(11)} -pin  "MAC-6:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(12)} -pin  "MAC-6:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(13)} -pin  "MAC-6:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(14)} -pin  "MAC-6:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(15)} -pin  "MAC-6:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load inst "MAC:acc#5" "add(16,1,16,1,17,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-675 -attr oid 673 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5} -attr area 69.265649 -attr delay 1.194804 -attr qmod "nangate-45nm_beh.mgc_add(16,1,16,1,17,7)"
load net {MAC-5:mul.itm(0)} -pin  "MAC:acc#5" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(1)} -pin  "MAC:acc#5" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(2)} -pin  "MAC:acc#5" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(3)} -pin  "MAC:acc#5" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(4)} -pin  "MAC:acc#5" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(5)} -pin  "MAC:acc#5" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(6)} -pin  "MAC:acc#5" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(7)} -pin  "MAC:acc#5" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(8)} -pin  "MAC:acc#5" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(9)} -pin  "MAC:acc#5" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(10)} -pin  "MAC:acc#5" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(11)} -pin  "MAC:acc#5" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(12)} -pin  "MAC:acc#5" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(13)} -pin  "MAC:acc#5" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(14)} -pin  "MAC:acc#5" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-5:mul.itm(15)} -pin  "MAC:acc#5" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-5:mul.itm}
load net {MAC-6:mul.itm(0)} -pin  "MAC:acc#5" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(1)} -pin  "MAC:acc#5" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(2)} -pin  "MAC:acc#5" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(3)} -pin  "MAC:acc#5" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(4)} -pin  "MAC:acc#5" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(5)} -pin  "MAC:acc#5" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(6)} -pin  "MAC:acc#5" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(7)} -pin  "MAC:acc#5" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(8)} -pin  "MAC:acc#5" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(9)} -pin  "MAC:acc#5" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(10)} -pin  "MAC:acc#5" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(11)} -pin  "MAC:acc#5" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(12)} -pin  "MAC:acc#5" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(13)} -pin  "MAC:acc#5" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(14)} -pin  "MAC:acc#5" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC-6:mul.itm(15)} -pin  "MAC:acc#5" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-6:mul.itm}
load net {MAC:acc#5.itm(0)} -pin  "MAC:acc#5" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(1)} -pin  "MAC:acc#5" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(2)} -pin  "MAC:acc#5" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(3)} -pin  "MAC:acc#5" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(4)} -pin  "MAC:acc#5" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(5)} -pin  "MAC:acc#5" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(6)} -pin  "MAC:acc#5" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(7)} -pin  "MAC:acc#5" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(8)} -pin  "MAC:acc#5" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(9)} -pin  "MAC:acc#5" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(10)} -pin  "MAC:acc#5" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(11)} -pin  "MAC:acc#5" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(12)} -pin  "MAC:acc#5" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(13)} -pin  "MAC:acc#5" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(14)} -pin  "MAC:acc#5" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(15)} -pin  "MAC:acc#5" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(16)} -pin  "MAC:acc#5" {Z(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load inst "MAC:acc#8" "add(17,1,17,1,18,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-676 -attr oid 674 -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8} -attr area 73.311889 -attr delay 1.266083 -attr qmod "nangate-45nm_beh.mgc_add(17,1,17,1,18,7)"
load net {MAC:acc#6.itm(0)} -pin  "MAC:acc#8" {A(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(1)} -pin  "MAC:acc#8" {A(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(2)} -pin  "MAC:acc#8" {A(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(3)} -pin  "MAC:acc#8" {A(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(4)} -pin  "MAC:acc#8" {A(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(5)} -pin  "MAC:acc#8" {A(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(6)} -pin  "MAC:acc#8" {A(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(7)} -pin  "MAC:acc#8" {A(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(8)} -pin  "MAC:acc#8" {A(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(9)} -pin  "MAC:acc#8" {A(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(10)} -pin  "MAC:acc#8" {A(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(11)} -pin  "MAC:acc#8" {A(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(12)} -pin  "MAC:acc#8" {A(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(13)} -pin  "MAC:acc#8" {A(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(14)} -pin  "MAC:acc#8" {A(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(15)} -pin  "MAC:acc#8" {A(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#6.itm(16)} -pin  "MAC:acc#8" {A(16)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#6.itm}
load net {MAC:acc#5.itm(0)} -pin  "MAC:acc#8" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(1)} -pin  "MAC:acc#8" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(2)} -pin  "MAC:acc#8" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(3)} -pin  "MAC:acc#8" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(4)} -pin  "MAC:acc#8" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(5)} -pin  "MAC:acc#8" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(6)} -pin  "MAC:acc#8" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(7)} -pin  "MAC:acc#8" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(8)} -pin  "MAC:acc#8" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(9)} -pin  "MAC:acc#8" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(10)} -pin  "MAC:acc#8" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(11)} -pin  "MAC:acc#8" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(12)} -pin  "MAC:acc#8" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(13)} -pin  "MAC:acc#8" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(14)} -pin  "MAC:acc#8" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(15)} -pin  "MAC:acc#8" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#5.itm(16)} -pin  "MAC:acc#8" {B(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#5.itm}
load net {MAC:acc#8.itm(0)} -pin  "MAC:acc#8" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(1)} -pin  "MAC:acc#8" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(2)} -pin  "MAC:acc#8" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(3)} -pin  "MAC:acc#8" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(4)} -pin  "MAC:acc#8" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(5)} -pin  "MAC:acc#8" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(6)} -pin  "MAC:acc#8" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(7)} -pin  "MAC:acc#8" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(8)} -pin  "MAC:acc#8" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(9)} -pin  "MAC:acc#8" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(10)} -pin  "MAC:acc#8" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(11)} -pin  "MAC:acc#8" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(12)} -pin  "MAC:acc#8" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(13)} -pin  "MAC:acc#8" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(14)} -pin  "MAC:acc#8" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(15)} -pin  "MAC:acc#8" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(16)} -pin  "MAC:acc#8" {Z(16)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(17)} -pin  "MAC:acc#8" {Z(17)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load inst "MAC-3:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-677 -attr oid 675 -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(40)} -pin  "MAC-3:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(41)} -pin  "MAC-3:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(42)} -pin  "MAC-3:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(43)} -pin  "MAC-3:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(44)} -pin  "MAC-3:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(45)} -pin  "MAC-3:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(46)} -pin  "MAC-3:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {coeffs(47)} -pin  "MAC-3:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:slc(coeffs,*8)(7-0).itm}
load net {MAC:asn#8.itm(0)} -pin  "MAC-3:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(1)} -pin  "MAC-3:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(2)} -pin  "MAC-3:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(3)} -pin  "MAC-3:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(4)} -pin  "MAC-3:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(5)} -pin  "MAC-3:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(6)} -pin  "MAC-3:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(7)} -pin  "MAC-3:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC-3:mul.itm(0)} -pin  "MAC-3:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(1)} -pin  "MAC-3:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(2)} -pin  "MAC-3:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(3)} -pin  "MAC-3:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(4)} -pin  "MAC-3:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(5)} -pin  "MAC-3:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(6)} -pin  "MAC-3:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(7)} -pin  "MAC-3:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(8)} -pin  "MAC-3:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(9)} -pin  "MAC-3:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(10)} -pin  "MAC-3:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(11)} -pin  "MAC-3:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(12)} -pin  "MAC-3:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(13)} -pin  "MAC-3:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(14)} -pin  "MAC-3:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(15)} -pin  "MAC-3:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load inst "MAC-4:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-678 -attr oid 676 -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(32)} -pin  "MAC-4:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(33)} -pin  "MAC-4:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(34)} -pin  "MAC-4:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(35)} -pin  "MAC-4:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(36)} -pin  "MAC-4:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(37)} -pin  "MAC-4:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(38)} -pin  "MAC-4:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {coeffs(39)} -pin  "MAC-4:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:slc(coeffs,*8)(7-0).itm}
load net {MAC:asn#10.itm(0)} -pin  "MAC-4:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(1)} -pin  "MAC-4:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(2)} -pin  "MAC-4:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(3)} -pin  "MAC-4:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(4)} -pin  "MAC-4:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(5)} -pin  "MAC-4:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(6)} -pin  "MAC-4:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(7)} -pin  "MAC-4:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC-4:mul.itm(0)} -pin  "MAC-4:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(1)} -pin  "MAC-4:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(2)} -pin  "MAC-4:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(3)} -pin  "MAC-4:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(4)} -pin  "MAC-4:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(5)} -pin  "MAC-4:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(6)} -pin  "MAC-4:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(7)} -pin  "MAC-4:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(8)} -pin  "MAC-4:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(9)} -pin  "MAC-4:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(10)} -pin  "MAC-4:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(11)} -pin  "MAC-4:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(12)} -pin  "MAC-4:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(13)} -pin  "MAC-4:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(14)} -pin  "MAC-4:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(15)} -pin  "MAC-4:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load inst "MAC:acc#4" "add(16,1,16,1,17,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-679 -attr oid 677 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4} -attr area 69.265649 -attr delay 1.194804 -attr qmod "nangate-45nm_beh.mgc_add(16,1,16,1,17,7)"
load net {MAC-3:mul.itm(0)} -pin  "MAC:acc#4" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(1)} -pin  "MAC:acc#4" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(2)} -pin  "MAC:acc#4" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(3)} -pin  "MAC:acc#4" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(4)} -pin  "MAC:acc#4" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(5)} -pin  "MAC:acc#4" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(6)} -pin  "MAC:acc#4" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(7)} -pin  "MAC:acc#4" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(8)} -pin  "MAC:acc#4" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(9)} -pin  "MAC:acc#4" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(10)} -pin  "MAC:acc#4" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(11)} -pin  "MAC:acc#4" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(12)} -pin  "MAC:acc#4" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(13)} -pin  "MAC:acc#4" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(14)} -pin  "MAC:acc#4" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-3:mul.itm(15)} -pin  "MAC:acc#4" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-3:mul.itm}
load net {MAC-4:mul.itm(0)} -pin  "MAC:acc#4" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(1)} -pin  "MAC:acc#4" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(2)} -pin  "MAC:acc#4" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(3)} -pin  "MAC:acc#4" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(4)} -pin  "MAC:acc#4" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(5)} -pin  "MAC:acc#4" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(6)} -pin  "MAC:acc#4" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(7)} -pin  "MAC:acc#4" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(8)} -pin  "MAC:acc#4" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(9)} -pin  "MAC:acc#4" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(10)} -pin  "MAC:acc#4" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(11)} -pin  "MAC:acc#4" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(12)} -pin  "MAC:acc#4" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(13)} -pin  "MAC:acc#4" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(14)} -pin  "MAC:acc#4" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC-4:mul.itm(15)} -pin  "MAC:acc#4" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-4:mul.itm}
load net {MAC:acc#4.itm(0)} -pin  "MAC:acc#4" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(1)} -pin  "MAC:acc#4" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(2)} -pin  "MAC:acc#4" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(3)} -pin  "MAC:acc#4" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(4)} -pin  "MAC:acc#4" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(5)} -pin  "MAC:acc#4" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(6)} -pin  "MAC:acc#4" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(7)} -pin  "MAC:acc#4" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(8)} -pin  "MAC:acc#4" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(9)} -pin  "MAC:acc#4" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(10)} -pin  "MAC:acc#4" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(11)} -pin  "MAC:acc#4" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(12)} -pin  "MAC:acc#4" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(13)} -pin  "MAC:acc#4" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(14)} -pin  "MAC:acc#4" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(15)} -pin  "MAC:acc#4" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(16)} -pin  "MAC:acc#4" {Z(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load inst "MAC-1:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-680 -attr oid 678 -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(56)} -pin  "MAC-1:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(57)} -pin  "MAC-1:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(58)} -pin  "MAC-1:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(59)} -pin  "MAC-1:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(60)} -pin  "MAC-1:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(61)} -pin  "MAC-1:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(62)} -pin  "MAC-1:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {coeffs(63)} -pin  "MAC-1:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:slc(coeffs,*8)(7-0).itm}
load net {MAC:asn#12.itm(0)} -pin  "MAC-1:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(1)} -pin  "MAC-1:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(2)} -pin  "MAC-1:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(3)} -pin  "MAC-1:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(4)} -pin  "MAC-1:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(5)} -pin  "MAC-1:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(6)} -pin  "MAC-1:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(7)} -pin  "MAC-1:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC-1:mul.itm(0)} -pin  "MAC-1:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(1)} -pin  "MAC-1:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(2)} -pin  "MAC-1:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(3)} -pin  "MAC-1:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(4)} -pin  "MAC-1:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(5)} -pin  "MAC-1:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(6)} -pin  "MAC-1:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(7)} -pin  "MAC-1:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(8)} -pin  "MAC-1:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(9)} -pin  "MAC-1:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(10)} -pin  "MAC-1:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(11)} -pin  "MAC-1:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(12)} -pin  "MAC-1:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(13)} -pin  "MAC-1:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(14)} -pin  "MAC-1:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(15)} -pin  "MAC-1:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load inst "MAC-2:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-681 -attr oid 679 -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {coeffs(48)} -pin  "MAC-2:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(49)} -pin  "MAC-2:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(50)} -pin  "MAC-2:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(51)} -pin  "MAC-2:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(52)} -pin  "MAC-2:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(53)} -pin  "MAC-2:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(54)} -pin  "MAC-2:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {coeffs(55)} -pin  "MAC-2:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:slc(coeffs,*8)(7-0).itm}
load net {MAC:asn#14.itm(0)} -pin  "MAC-2:mul" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(1)} -pin  "MAC-2:mul" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(2)} -pin  "MAC-2:mul" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(3)} -pin  "MAC-2:mul" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(4)} -pin  "MAC-2:mul" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(5)} -pin  "MAC-2:mul" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(6)} -pin  "MAC-2:mul" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(7)} -pin  "MAC-2:mul" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC-2:mul.itm(0)} -pin  "MAC-2:mul" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(1)} -pin  "MAC-2:mul" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(2)} -pin  "MAC-2:mul" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(3)} -pin  "MAC-2:mul" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(4)} -pin  "MAC-2:mul" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(5)} -pin  "MAC-2:mul" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(6)} -pin  "MAC-2:mul" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(7)} -pin  "MAC-2:mul" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(8)} -pin  "MAC-2:mul" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(9)} -pin  "MAC-2:mul" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(10)} -pin  "MAC-2:mul" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(11)} -pin  "MAC-2:mul" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(12)} -pin  "MAC-2:mul" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(13)} -pin  "MAC-2:mul" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(14)} -pin  "MAC-2:mul" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(15)} -pin  "MAC-2:mul" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load inst "MAC:acc#7" "add(16,1,16,1,17,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-682 -attr oid 680 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7} -attr area 69.265649 -attr delay 1.194804 -attr qmod "nangate-45nm_beh.mgc_add(16,1,16,1,17,7)"
load net {MAC-1:mul.itm(0)} -pin  "MAC:acc#7" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(1)} -pin  "MAC:acc#7" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(2)} -pin  "MAC:acc#7" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(3)} -pin  "MAC:acc#7" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(4)} -pin  "MAC:acc#7" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(5)} -pin  "MAC:acc#7" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(6)} -pin  "MAC:acc#7" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(7)} -pin  "MAC:acc#7" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(8)} -pin  "MAC:acc#7" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(9)} -pin  "MAC:acc#7" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(10)} -pin  "MAC:acc#7" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(11)} -pin  "MAC:acc#7" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(12)} -pin  "MAC:acc#7" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(13)} -pin  "MAC:acc#7" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(14)} -pin  "MAC:acc#7" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-1:mul.itm(15)} -pin  "MAC:acc#7" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-1:mul.itm}
load net {MAC-2:mul.itm(0)} -pin  "MAC:acc#7" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(1)} -pin  "MAC:acc#7" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(2)} -pin  "MAC:acc#7" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(3)} -pin  "MAC:acc#7" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(4)} -pin  "MAC:acc#7" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(5)} -pin  "MAC:acc#7" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(6)} -pin  "MAC:acc#7" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(7)} -pin  "MAC:acc#7" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(8)} -pin  "MAC:acc#7" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(9)} -pin  "MAC:acc#7" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(10)} -pin  "MAC:acc#7" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(11)} -pin  "MAC:acc#7" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(12)} -pin  "MAC:acc#7" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(13)} -pin  "MAC:acc#7" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(14)} -pin  "MAC:acc#7" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC-2:mul.itm(15)} -pin  "MAC:acc#7" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC-2:mul.itm}
load net {MAC:acc#7.itm(0)} -pin  "MAC:acc#7" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(1)} -pin  "MAC:acc#7" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(2)} -pin  "MAC:acc#7" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(3)} -pin  "MAC:acc#7" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(4)} -pin  "MAC:acc#7" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(5)} -pin  "MAC:acc#7" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(6)} -pin  "MAC:acc#7" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(7)} -pin  "MAC:acc#7" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(8)} -pin  "MAC:acc#7" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(9)} -pin  "MAC:acc#7" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(10)} -pin  "MAC:acc#7" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(11)} -pin  "MAC:acc#7" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(12)} -pin  "MAC:acc#7" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(13)} -pin  "MAC:acc#7" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(14)} -pin  "MAC:acc#7" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(15)} -pin  "MAC:acc#7" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(16)} -pin  "MAC:acc#7" {Z(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load inst "MAC:acc" "add(17,1,17,1,18,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-683 -attr oid 681 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc} -attr area 73.311889 -attr delay 1.266083 -attr qmod "nangate-45nm_beh.mgc_add(17,1,17,1,18,7)"
load net {MAC:acc#4.itm(0)} -pin  "MAC:acc" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(1)} -pin  "MAC:acc" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(2)} -pin  "MAC:acc" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(3)} -pin  "MAC:acc" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(4)} -pin  "MAC:acc" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(5)} -pin  "MAC:acc" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(6)} -pin  "MAC:acc" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(7)} -pin  "MAC:acc" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(8)} -pin  "MAC:acc" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(9)} -pin  "MAC:acc" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(10)} -pin  "MAC:acc" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(11)} -pin  "MAC:acc" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(12)} -pin  "MAC:acc" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(13)} -pin  "MAC:acc" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(14)} -pin  "MAC:acc" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(15)} -pin  "MAC:acc" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#4.itm(16)} -pin  "MAC:acc" {A(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#4.itm}
load net {MAC:acc#7.itm(0)} -pin  "MAC:acc" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(1)} -pin  "MAC:acc" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(2)} -pin  "MAC:acc" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(3)} -pin  "MAC:acc" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(4)} -pin  "MAC:acc" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(5)} -pin  "MAC:acc" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(6)} -pin  "MAC:acc" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(7)} -pin  "MAC:acc" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(8)} -pin  "MAC:acc" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(9)} -pin  "MAC:acc" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(10)} -pin  "MAC:acc" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(11)} -pin  "MAC:acc" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(12)} -pin  "MAC:acc" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(13)} -pin  "MAC:acc" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(14)} -pin  "MAC:acc" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(15)} -pin  "MAC:acc" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc#7.itm(16)} -pin  "MAC:acc" {B(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#7.itm}
load net {MAC:acc.itm(0)} -pin  "MAC:acc" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(1)} -pin  "MAC:acc" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(2)} -pin  "MAC:acc" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(3)} -pin  "MAC:acc" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(4)} -pin  "MAC:acc" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(5)} -pin  "MAC:acc" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(6)} -pin  "MAC:acc" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(7)} -pin  "MAC:acc" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(8)} -pin  "MAC:acc" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(9)} -pin  "MAC:acc" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(10)} -pin  "MAC:acc" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(11)} -pin  "MAC:acc" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(12)} -pin  "MAC:acc" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(13)} -pin  "MAC:acc" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(14)} -pin  "MAC:acc" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(15)} -pin  "MAC:acc" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(16)} -pin  "MAC:acc" {Z(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(17)} -pin  "MAC:acc" {Z(17)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load inst "MAC-8:acc#1" "add(18,1,18,1,19,0)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-684 -attr oid 682 -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1} -attr area 77.593659 -attr delay 1.337402 -attr qmod "nangate-45nm_beh.mgc_add(18,1,18,1,19,7)"
load net {MAC:acc#8.itm(0)} -pin  "MAC-8:acc#1" {A(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(1)} -pin  "MAC-8:acc#1" {A(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(2)} -pin  "MAC-8:acc#1" {A(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(3)} -pin  "MAC-8:acc#1" {A(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(4)} -pin  "MAC-8:acc#1" {A(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(5)} -pin  "MAC-8:acc#1" {A(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(6)} -pin  "MAC-8:acc#1" {A(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(7)} -pin  "MAC-8:acc#1" {A(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(8)} -pin  "MAC-8:acc#1" {A(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(9)} -pin  "MAC-8:acc#1" {A(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(10)} -pin  "MAC-8:acc#1" {A(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(11)} -pin  "MAC-8:acc#1" {A(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(12)} -pin  "MAC-8:acc#1" {A(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(13)} -pin  "MAC-8:acc#1" {A(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(14)} -pin  "MAC-8:acc#1" {A(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(15)} -pin  "MAC-8:acc#1" {A(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(16)} -pin  "MAC-8:acc#1" {A(16)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc#8.itm(17)} -pin  "MAC-8:acc#1" {A(17)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#8.itm}
load net {MAC:acc.itm(0)} -pin  "MAC-8:acc#1" {B(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(1)} -pin  "MAC-8:acc#1" {B(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(2)} -pin  "MAC-8:acc#1" {B(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(3)} -pin  "MAC-8:acc#1" {B(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(4)} -pin  "MAC-8:acc#1" {B(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(5)} -pin  "MAC-8:acc#1" {B(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(6)} -pin  "MAC-8:acc#1" {B(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(7)} -pin  "MAC-8:acc#1" {B(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(8)} -pin  "MAC-8:acc#1" {B(8)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(9)} -pin  "MAC-8:acc#1" {B(9)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(10)} -pin  "MAC-8:acc#1" {B(10)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(11)} -pin  "MAC-8:acc#1" {B(11)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(12)} -pin  "MAC-8:acc#1" {B(12)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(13)} -pin  "MAC-8:acc#1" {B(13)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(14)} -pin  "MAC-8:acc#1" {B(14)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(15)} -pin  "MAC-8:acc#1" {B(15)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(16)} -pin  "MAC-8:acc#1" {B(16)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC:acc.itm(17)} -pin  "MAC-8:acc#1" {B(17)} -attr vt d -attr @path {/top/fir/fir:run/MAC:acc.itm}
load net {MAC-8:acc#1.itm(0)} -pin  "MAC-8:acc#1" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(1)} -pin  "MAC-8:acc#1" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(2)} -pin  "MAC-8:acc#1" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(3)} -pin  "MAC-8:acc#1" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(4)} -pin  "MAC-8:acc#1" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(5)} -pin  "MAC-8:acc#1" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(6)} -pin  "MAC-8:acc#1" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(7)} -pin  "MAC-8:acc#1" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(8)} -pin  "MAC-8:acc#1" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(9)} -pin  "MAC-8:acc#1" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(10)} -pin  "MAC-8:acc#1" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(11)} -pin  "MAC-8:acc#1" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(12)} -pin  "MAC-8:acc#1" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(13)} -pin  "MAC-8:acc#1" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(14)} -pin  "MAC-8:acc#1" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(15)} -pin  "MAC-8:acc#1" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(16)} -pin  "MAC-8:acc#1" {Z(16)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(17)} -pin  "MAC-8:acc#1" {Z(17)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load net {MAC-8:acc#1.itm(18)} -pin  "MAC-8:acc#1" {Z(18)} -attr vt dc -attr @path {/top/fir/fir:run/MAC-8:acc#1.itm}
load inst "reg(output:rsci.idat)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-685 -attr oid 683 -attr vt dc -attr @path {/top/fir/fir:run/reg(output:rsci.idat)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {MAC-8:acc#1.itm(11)} -pin  "reg(output:rsci.idat)" {D(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(12)} -pin  "reg(output:rsci.idat)" {D(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(13)} -pin  "reg(output:rsci.idat)" {D(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(14)} -pin  "reg(output:rsci.idat)" {D(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(15)} -pin  "reg(output:rsci.idat)" {D(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(16)} -pin  "reg(output:rsci.idat)" {D(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(17)} -pin  "reg(output:rsci.idat)" {D(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {MAC-8:acc#1.itm(18)} -pin  "reg(output:rsci.idat)" {D(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:slc(MAC-8:acc#1)(18-11).itm}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(0)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(1)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(2)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(3)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(4)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(5)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(6)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(7)} -attr @path {/top/fir/fir:run/0}
load net {clk} -pin  "reg(output:rsci.idat)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-686 -attr oid 684 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(output:rsci.idat)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(output:rsci.idat)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {output:rsci.idat(0)} -pin  "reg(output:rsci.idat)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "reg(output:rsci.idat)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "reg(output:rsci.idat)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "reg(output:rsci.idat)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "reg(output:rsci.idat)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "reg(output:rsci.idat)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "reg(output:rsci.idat)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "reg(output:rsci.idat)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load inst "reg(output:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-687 -attr oid 685 -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {fsm_output(1)} -pin  "reg(output:rsci.iswt0)" {D(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1).itm}
load net {GND} -pin  "reg(output:rsci.iswt0)" {DRs(0)} -attr @path {/top/fir/fir:run/0#1}
load net {clk} -pin  "reg(output:rsci.iswt0)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-688 -attr oid 686 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(output:rsci.iswt0)" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(output:rsci.iswt0)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {reg(output:rsci.iswt0).cse} -pin  "reg(output:rsci.iswt0)" {Z(0)} -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0).cse}
load inst "reg(input:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-689 -attr oid 687 -attr @path {/top/fir/fir:run/reg(input:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {PWR} -pin  "reg(input:rsci.iswt0)" {D(0)} -attr @path {/top/fir/fir:run/1#6}
load net {GND} -pin  "reg(input:rsci.iswt0)" {DRs(0)} -attr @path {/top/fir/fir:run/0#1}
load net {clk} -pin  "reg(input:rsci.iswt0)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-690 -attr oid 688 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(input:rsci.iswt0)" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(input:rsci.iswt0)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {reg(input:rsci.iswt0).cse} -pin  "reg(input:rsci.iswt0)" {Z(0)} -attr @path {/top/fir/fir:run/reg(input:rsci.iswt0).cse}
load inst "reg(regs(0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-691 -attr oid 689 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(0))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {input:rsci.idat.mxwt(0)} -pin  "reg(regs(0))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "reg(regs(0))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "reg(regs(0))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "reg(regs(0))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "reg(regs(0))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "reg(regs(0))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "reg(regs(0))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "reg(regs(0))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {GND} -pin  "reg(regs(0))" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(0))" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(regs(0))" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-692 -attr oid 690 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(regs(0))" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(regs(0))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(0).sva(0)} -pin  "reg(regs(0))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(1)} -pin  "reg(regs(0))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(2)} -pin  "reg(regs(0))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(3)} -pin  "reg(regs(0))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(4)} -pin  "reg(regs(0))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(5)} -pin  "reg(regs(0))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(6)} -pin  "reg(regs(0))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(7)} -pin  "reg(regs(0))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load inst "reg(MAC:asn#4)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-693 -attr oid 691 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:asn#4)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {regs(1).sva(0)} -pin  "reg(MAC:asn#4)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(1)} -pin  "reg(MAC:asn#4)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(2)} -pin  "reg(MAC:asn#4)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(3)} -pin  "reg(MAC:asn#4)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(4)} -pin  "reg(MAC:asn#4)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(5)} -pin  "reg(MAC:asn#4)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(6)} -pin  "reg(MAC:asn#4)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(7)} -pin  "reg(MAC:asn#4)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#4)" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(MAC:asn#4)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-694 -attr oid 692 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(MAC:asn#4)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(MAC:asn#4)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:asn#4.itm(0)} -pin  "reg(MAC:asn#4)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(1)} -pin  "reg(MAC:asn#4)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(2)} -pin  "reg(MAC:asn#4)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(3)} -pin  "reg(MAC:asn#4)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(4)} -pin  "reg(MAC:asn#4)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(5)} -pin  "reg(MAC:asn#4)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(6)} -pin  "reg(MAC:asn#4)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(7)} -pin  "reg(MAC:asn#4)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load inst "reg(regs(1))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-695 -attr oid 693 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(1))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {regs(0).sva(0)} -pin  "reg(regs(1))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(1)} -pin  "reg(regs(1))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(2)} -pin  "reg(regs(1))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(3)} -pin  "reg(regs(1))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(4)} -pin  "reg(regs(1))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(5)} -pin  "reg(regs(1))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(6)} -pin  "reg(regs(1))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {regs(0).sva(7)} -pin  "reg(regs(1))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).sva}
load net {GND} -pin  "reg(regs(1))" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(regs(1))" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(regs(1))" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-696 -attr oid 694 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(regs(1))" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(regs(1))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(1).sva(0)} -pin  "reg(regs(1))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(1)} -pin  "reg(regs(1))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(2)} -pin  "reg(regs(1))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(3)} -pin  "reg(regs(1))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(4)} -pin  "reg(regs(1))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(5)} -pin  "reg(regs(1))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(6)} -pin  "reg(regs(1))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load net {regs(1).sva(7)} -pin  "reg(regs(1))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).sva}
load inst "reg(MAC:asn#8)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-697 -attr oid 695 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:asn#8)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {MAC:asn#10.itm(0)} -pin  "reg(MAC:asn#8)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(1)} -pin  "reg(MAC:asn#8)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(2)} -pin  "reg(MAC:asn#8)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(3)} -pin  "reg(MAC:asn#8)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(4)} -pin  "reg(MAC:asn#8)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(5)} -pin  "reg(MAC:asn#8)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(6)} -pin  "reg(MAC:asn#8)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(7)} -pin  "reg(MAC:asn#8)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#8)" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(MAC:asn#8)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-698 -attr oid 696 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(MAC:asn#8)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(MAC:asn#8)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:asn#8.itm(0)} -pin  "reg(MAC:asn#8)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(1)} -pin  "reg(MAC:asn#8)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(2)} -pin  "reg(MAC:asn#8)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(3)} -pin  "reg(MAC:asn#8)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(4)} -pin  "reg(MAC:asn#8)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(5)} -pin  "reg(MAC:asn#8)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(6)} -pin  "reg(MAC:asn#8)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(7)} -pin  "reg(MAC:asn#8)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load inst "reg(MAC:asn#10)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-699 -attr oid 697 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:asn#10)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {MAC:asn#4.itm(0)} -pin  "reg(MAC:asn#10)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(1)} -pin  "reg(MAC:asn#10)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(2)} -pin  "reg(MAC:asn#10)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(3)} -pin  "reg(MAC:asn#10)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(4)} -pin  "reg(MAC:asn#10)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(5)} -pin  "reg(MAC:asn#10)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(6)} -pin  "reg(MAC:asn#10)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {MAC:asn#4.itm(7)} -pin  "reg(MAC:asn#10)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#4.itm}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#10)" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(MAC:asn#10)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-700 -attr oid 698 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(MAC:asn#10)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(MAC:asn#10)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:asn#10.itm(0)} -pin  "reg(MAC:asn#10)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(1)} -pin  "reg(MAC:asn#10)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(2)} -pin  "reg(MAC:asn#10)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(3)} -pin  "reg(MAC:asn#10)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(4)} -pin  "reg(MAC:asn#10)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(5)} -pin  "reg(MAC:asn#10)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(6)} -pin  "reg(MAC:asn#10)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load net {MAC:asn#10.itm(7)} -pin  "reg(MAC:asn#10)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#10.itm}
load inst "reg(MAC:asn#12)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-701 -attr oid 699 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:asn#12)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {MAC:asn#14.itm(0)} -pin  "reg(MAC:asn#12)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(1)} -pin  "reg(MAC:asn#12)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(2)} -pin  "reg(MAC:asn#12)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(3)} -pin  "reg(MAC:asn#12)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(4)} -pin  "reg(MAC:asn#12)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(5)} -pin  "reg(MAC:asn#12)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(6)} -pin  "reg(MAC:asn#12)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(7)} -pin  "reg(MAC:asn#12)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#12)" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(MAC:asn#12)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-702 -attr oid 700 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(MAC:asn#12)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(MAC:asn#12)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:asn#12.itm(0)} -pin  "reg(MAC:asn#12)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(1)} -pin  "reg(MAC:asn#12)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(2)} -pin  "reg(MAC:asn#12)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(3)} -pin  "reg(MAC:asn#12)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(4)} -pin  "reg(MAC:asn#12)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(5)} -pin  "reg(MAC:asn#12)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(6)} -pin  "reg(MAC:asn#12)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load net {MAC:asn#12.itm(7)} -pin  "reg(MAC:asn#12)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#12.itm}
load inst "reg(MAC:asn#14)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-703 -attr oid 701 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:asn#14)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {MAC:asn#8.itm(0)} -pin  "reg(MAC:asn#14)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(1)} -pin  "reg(MAC:asn#14)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(2)} -pin  "reg(MAC:asn#14)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(3)} -pin  "reg(MAC:asn#14)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(4)} -pin  "reg(MAC:asn#14)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(5)} -pin  "reg(MAC:asn#14)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(6)} -pin  "reg(MAC:asn#14)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {MAC:asn#8.itm(7)} -pin  "reg(MAC:asn#14)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#8.itm}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(0)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(1)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(2)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(3)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(4)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(5)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(6)} -attr @path {/top/fir/fir:run/0#5}
load net {GND} -pin  "reg(MAC:asn#14)" {DRs(7)} -attr @path {/top/fir/fir:run/0#5}
load net {clk} -pin  "reg(MAC:asn#14)" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-704 -attr oid 702 -attr @path {/top/fir/fir:run/clk}
load net {and#18.cse} -pin  "reg(MAC:asn#14)" {en(0)} -attr @path {/top/fir/fir:run/and#18.cse}
load net {rst} -pin  "reg(MAC:asn#14)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:asn#14.itm(0)} -pin  "reg(MAC:asn#14)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(1)} -pin  "reg(MAC:asn#14)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(2)} -pin  "reg(MAC:asn#14)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(3)} -pin  "reg(MAC:asn#14)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(4)} -pin  "reg(MAC:asn#14)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(5)} -pin  "reg(MAC:asn#14)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(6)} -pin  "reg(MAC:asn#14)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
load net {MAC:asn#14.itm(7)} -pin  "reg(MAC:asn#14)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#14.itm}
### END MODULE 

module new "fir" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-705 -attr oid 703 -attr vt d -attr @path {/top/fir/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-706 -attr oid 704 -attr vt d -attr @path {/top/fir/rst}
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-707 -attr oid 705 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-708 -attr oid 706 -attr vt d -attr @path {/top/fir/input:rsc.vld}
load port {input:rsc.rdy} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-709 -attr oid 707 -attr vt d -attr @path {/top/fir/input:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-710 -attr oid 708 -attr vt d -attr @path {/top/fir/coeffs}
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-711 -attr oid 709 -attr vt d -attr @path {/top/fir/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-712 -attr oid 710 -attr vt d -attr @path {/top/fir/output:rsc.vld}
load port {output:rsc.rdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-713 -attr oid 711 -attr vt d -attr @path {/top/fir/output:rsc.rdy}
load symbol "fir:run" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input \
     port {input:rsc.rdy} output \
     portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output \
     port {output:rsc.rdy} input \

load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-714 -attr oid 712 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-715 -attr oid 713 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-716 -attr oid 714 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-717 -attr oid 715 -attr vt d
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-718 -attr oid 716 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-719 -attr oid 717 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-720 -attr oid 718 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-721 -attr oid 719 -attr vt d
load net {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-722 -attr oid 720 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-723 -attr oid 721 -attr vt d -attr @path {/top/fir/input:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-724 -attr oid 722 -attr vt d -attr @path {/top/fir/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-725 -attr oid 723 -attr vt d -attr @path {/top/fir/coeffs}
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-726 -attr oid 724 -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-727 -attr oid 725 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-728 -attr oid 726 -attr vt d -attr @path {/top/fir/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-729 -attr oid 727 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-730 -attr oid 728 -attr vt d
load inst "fir:run:inst" "fir:run" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-731 -attr oid 729 -attr vt dc -attr @path {/top/fir/fir:run:inst} -attr area 3347.454433 -attr delay 1.967703 -attr hier "/top/fir/fir:run"
load net {clk} -pin  "fir:run:inst" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-732 -attr oid 730 -attr vt dc -attr @path {/top/fir/clk}
load net {rst} -pin  "fir:run:inst" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-733 -attr oid 731 -attr vt dc -attr @path {/top/fir/rst}
load net {input:rsc.dat(0)} -pin  "fir:run:inst" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "fir:run:inst" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "fir:run:inst" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "fir:run:inst" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "fir:run:inst" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "fir:run:inst" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "fir:run:inst" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "fir:run:inst" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.vld} -pin  "fir:run:inst" {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-734 -attr oid 732 -attr vt dc -attr @path {/top/fir/input:rsc.vld}
load net {input:rsc.rdy} -pin  "fir:run:inst" {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-735 -attr oid 733 -attr vt dc -attr @path {/top/fir/input:rsc.rdy}
load net {coeffs(0)} -pin  "fir:run:inst" {coeffs(0)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(1)} -pin  "fir:run:inst" {coeffs(1)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(2)} -pin  "fir:run:inst" {coeffs(2)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(3)} -pin  "fir:run:inst" {coeffs(3)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(4)} -pin  "fir:run:inst" {coeffs(4)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(5)} -pin  "fir:run:inst" {coeffs(5)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(6)} -pin  "fir:run:inst" {coeffs(6)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(7)} -pin  "fir:run:inst" {coeffs(7)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(8)} -pin  "fir:run:inst" {coeffs(8)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(9)} -pin  "fir:run:inst" {coeffs(9)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(10)} -pin  "fir:run:inst" {coeffs(10)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(11)} -pin  "fir:run:inst" {coeffs(11)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(12)} -pin  "fir:run:inst" {coeffs(12)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(13)} -pin  "fir:run:inst" {coeffs(13)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(14)} -pin  "fir:run:inst" {coeffs(14)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(15)} -pin  "fir:run:inst" {coeffs(15)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(16)} -pin  "fir:run:inst" {coeffs(16)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(17)} -pin  "fir:run:inst" {coeffs(17)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(18)} -pin  "fir:run:inst" {coeffs(18)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(19)} -pin  "fir:run:inst" {coeffs(19)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(20)} -pin  "fir:run:inst" {coeffs(20)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(21)} -pin  "fir:run:inst" {coeffs(21)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(22)} -pin  "fir:run:inst" {coeffs(22)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(23)} -pin  "fir:run:inst" {coeffs(23)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(24)} -pin  "fir:run:inst" {coeffs(24)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(25)} -pin  "fir:run:inst" {coeffs(25)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(26)} -pin  "fir:run:inst" {coeffs(26)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(27)} -pin  "fir:run:inst" {coeffs(27)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(28)} -pin  "fir:run:inst" {coeffs(28)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(29)} -pin  "fir:run:inst" {coeffs(29)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(30)} -pin  "fir:run:inst" {coeffs(30)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(31)} -pin  "fir:run:inst" {coeffs(31)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(32)} -pin  "fir:run:inst" {coeffs(32)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(33)} -pin  "fir:run:inst" {coeffs(33)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(34)} -pin  "fir:run:inst" {coeffs(34)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(35)} -pin  "fir:run:inst" {coeffs(35)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(36)} -pin  "fir:run:inst" {coeffs(36)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(37)} -pin  "fir:run:inst" {coeffs(37)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(38)} -pin  "fir:run:inst" {coeffs(38)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(39)} -pin  "fir:run:inst" {coeffs(39)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(40)} -pin  "fir:run:inst" {coeffs(40)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(41)} -pin  "fir:run:inst" {coeffs(41)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(42)} -pin  "fir:run:inst" {coeffs(42)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(43)} -pin  "fir:run:inst" {coeffs(43)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(44)} -pin  "fir:run:inst" {coeffs(44)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(45)} -pin  "fir:run:inst" {coeffs(45)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(46)} -pin  "fir:run:inst" {coeffs(46)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(47)} -pin  "fir:run:inst" {coeffs(47)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(48)} -pin  "fir:run:inst" {coeffs(48)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(49)} -pin  "fir:run:inst" {coeffs(49)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(50)} -pin  "fir:run:inst" {coeffs(50)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(51)} -pin  "fir:run:inst" {coeffs(51)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(52)} -pin  "fir:run:inst" {coeffs(52)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(53)} -pin  "fir:run:inst" {coeffs(53)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(54)} -pin  "fir:run:inst" {coeffs(54)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(55)} -pin  "fir:run:inst" {coeffs(55)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(56)} -pin  "fir:run:inst" {coeffs(56)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(57)} -pin  "fir:run:inst" {coeffs(57)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(58)} -pin  "fir:run:inst" {coeffs(58)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(59)} -pin  "fir:run:inst" {coeffs(59)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(60)} -pin  "fir:run:inst" {coeffs(60)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(61)} -pin  "fir:run:inst" {coeffs(61)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(62)} -pin  "fir:run:inst" {coeffs(62)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(63)} -pin  "fir:run:inst" {coeffs(63)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {output:rsc.dat(0)} -pin  "fir:run:inst" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "fir:run:inst" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "fir:run:inst" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "fir:run:inst" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "fir:run:inst" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "fir:run:inst" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "fir:run:inst" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "fir:run:inst" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.vld} -pin  "fir:run:inst" {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-736 -attr oid 734 -attr vt dc -attr @path {/top/fir/output:rsc.vld}
load net {output:rsc.rdy} -pin  "fir:run:inst" {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-737 -attr oid 735 -attr vt dc -attr @path {/top/fir/output:rsc.rdy}
### END MODULE 

module new "top" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-738 -attr oid 736 -attr vt d -attr @path {/top/clk}
load port {rst} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-739 -attr oid 737 -attr vt d -attr @path {/top/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-740 -attr oid 738 -attr vt d -attr @path {/top/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-741 -attr oid 739 -attr vt d -attr @path {/top/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-742 -attr oid 740 -attr vt d -attr @path {/top/din:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-743 -attr oid 741 -attr vt d -attr @path {/top/coeffs}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-744 -attr oid 742 -attr vt d -attr @path {/top/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-745 -attr oid 743 -attr vt d -attr @path {/top/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-746 -attr oid 744 -attr vt d -attr @path {/top/dout:rsc.rdy}
load symbol "fir" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input \
     port {input:rsc.rdy} output \
     portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output \
     port {output:rsc.rdy} input \

load symbol "decimator" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input \
     port {din:rsc.rdy} output \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output \
     port {dout:rsc.rdy} input \

load net {output:rsc.dat:-:block0(0)} -attr vt d
load net {output:rsc.dat:-:block0(1)} -attr vt d
load net {output:rsc.dat:-:block0(2)} -attr vt d
load net {output:rsc.dat:-:block0(3)} -attr vt d
load net {output:rsc.dat:-:block0(4)} -attr vt d
load net {output:rsc.dat:-:block0(5)} -attr vt d
load net {output:rsc.dat:-:block0(6)} -attr vt d
load net {output:rsc.dat:-:block0(7)} -attr vt d
load netBundle {output:rsc.dat:-:block0} 8 {output:rsc.dat:-:block0(0)} {output:rsc.dat:-:block0(1)} {output:rsc.dat:-:block0(2)} {output:rsc.dat:-:block0(3)} {output:rsc.dat:-:block0(4)} {output:rsc.dat:-:block0(5)} {output:rsc.dat:-:block0(6)} {output:rsc.dat:-:block0(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-747 -attr oid 745 -attr vt d -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block1(0)} -attr vt d
load net {output:rsc.dat:-:block1(1)} -attr vt d
load net {output:rsc.dat:-:block1(2)} -attr vt d
load net {output:rsc.dat:-:block1(3)} -attr vt d
load net {output:rsc.dat:-:block1(4)} -attr vt d
load net {output:rsc.dat:-:block1(5)} -attr vt d
load net {output:rsc.dat:-:block1(6)} -attr vt d
load net {output:rsc.dat:-:block1(7)} -attr vt d
load netBundle {output:rsc.dat:-:block1} 8 {output:rsc.dat:-:block1(0)} {output:rsc.dat:-:block1(1)} {output:rsc.dat:-:block1(2)} {output:rsc.dat:-:block1(3)} {output:rsc.dat:-:block1(4)} {output:rsc.dat:-:block1(5)} {output:rsc.dat:-:block1(6)} {output:rsc.dat:-:block1(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-748 -attr oid 746 -attr vt d -attr @path {/top/output:rsc.dat:-:block1}
load net {dout:rsc.dat:-:block2(0)} -attr vt d
load net {dout:rsc.dat:-:block2(1)} -attr vt d
load net {dout:rsc.dat:-:block2(2)} -attr vt d
load net {dout:rsc.dat:-:block2(3)} -attr vt d
load net {dout:rsc.dat:-:block2(4)} -attr vt d
load net {dout:rsc.dat:-:block2(5)} -attr vt d
load net {dout:rsc.dat:-:block2(6)} -attr vt d
load net {dout:rsc.dat:-:block2(7)} -attr vt d
load netBundle {dout:rsc.dat:-:block2} 8 {dout:rsc.dat:-:block2(0)} {dout:rsc.dat:-:block2(1)} {dout:rsc.dat:-:block2(2)} {dout:rsc.dat:-:block2(3)} {dout:rsc.dat:-:block2(4)} {dout:rsc.dat:-:block2(5)} {dout:rsc.dat:-:block2(6)} {dout:rsc.dat:-:block2(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-749 -attr oid 747 -attr vt d -attr @path {/top/dout:rsc.dat:-:block2}
load net {output:rsc.vld:-:block0.bud} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-750 -attr oid 748 -attr vt d
load net {input:rsc.rdy:-:block1.bud} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-751 -attr oid 749 -attr vt d
load net {output:rsc.vld:-:block1.bud} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-752 -attr oid 750 -attr vt d
load net {din:rsc.rdy:-:block2.bud} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-753 -attr oid 751 -attr vt d
load net {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-754 -attr oid 752 -attr vt d
load net {clk} -port {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-755 -attr oid 753 -attr vt d
load net {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-756 -attr oid 754 -attr vt d
load net {rst} -port {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-757 -attr oid 755 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-758 -attr oid 756 -attr vt d -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-759 -attr oid 757 -attr vt d -attr @path {/top/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-760 -attr oid 758 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-761 -attr oid 759 -attr vt d
load net {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-762 -attr oid 760 -attr vt d
load net {input:rsc.rdy:-:block0.bud} -port {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-763 -attr oid 761 -attr vt d -attr @path {/top/din:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-764 -attr oid 762 -attr vt d -attr @path {/top/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-765 -attr oid 763 -attr vt d -attr @path {/top/coeffs}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-766 -attr oid 764 -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-767 -attr oid 765 -attr vt d
load net {dout:rsc.vld:-:block2.bud} -port {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-768 -attr oid 766 -attr vt d -attr @path {/top/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-769 -attr oid 767 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-770 -attr oid 768 -attr vt d
load inst "block0" "fir" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-771 -attr oid 769 -attr vt dc -attr @path {/top/block0} -attr area 3347.454433 -attr delay 1.967703 -attr hier "/top/fir"
load net {clk} -pin  "block0" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-772 -attr oid 770 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block0" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-773 -attr oid 771 -attr vt dc -attr @path {/top/rst}
load net {din:rsc.dat(0)} -pin  "block0" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "block0" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "block0" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "block0" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "block0" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "block0" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "block0" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "block0" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.vld} -pin  "block0" {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-774 -attr oid 772 -attr vt dc -attr @path {/top/din:rsc.vld}
load net {input:rsc.rdy:-:block0.bud} -pin  "block0" {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-775 -attr oid 773 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block0.bud}
load net {coeffs(0)} -pin  "block0" {coeffs(0)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(1)} -pin  "block0" {coeffs(1)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(2)} -pin  "block0" {coeffs(2)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(3)} -pin  "block0" {coeffs(3)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(4)} -pin  "block0" {coeffs(4)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(5)} -pin  "block0" {coeffs(5)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(6)} -pin  "block0" {coeffs(6)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(7)} -pin  "block0" {coeffs(7)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(8)} -pin  "block0" {coeffs(8)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(9)} -pin  "block0" {coeffs(9)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(10)} -pin  "block0" {coeffs(10)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(11)} -pin  "block0" {coeffs(11)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(12)} -pin  "block0" {coeffs(12)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(13)} -pin  "block0" {coeffs(13)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(14)} -pin  "block0" {coeffs(14)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(15)} -pin  "block0" {coeffs(15)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(16)} -pin  "block0" {coeffs(16)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(17)} -pin  "block0" {coeffs(17)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(18)} -pin  "block0" {coeffs(18)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(19)} -pin  "block0" {coeffs(19)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(20)} -pin  "block0" {coeffs(20)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(21)} -pin  "block0" {coeffs(21)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(22)} -pin  "block0" {coeffs(22)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(23)} -pin  "block0" {coeffs(23)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(24)} -pin  "block0" {coeffs(24)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(25)} -pin  "block0" {coeffs(25)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(26)} -pin  "block0" {coeffs(26)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(27)} -pin  "block0" {coeffs(27)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(28)} -pin  "block0" {coeffs(28)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(29)} -pin  "block0" {coeffs(29)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(30)} -pin  "block0" {coeffs(30)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(31)} -pin  "block0" {coeffs(31)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(32)} -pin  "block0" {coeffs(32)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(33)} -pin  "block0" {coeffs(33)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(34)} -pin  "block0" {coeffs(34)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(35)} -pin  "block0" {coeffs(35)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(36)} -pin  "block0" {coeffs(36)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(37)} -pin  "block0" {coeffs(37)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(38)} -pin  "block0" {coeffs(38)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(39)} -pin  "block0" {coeffs(39)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(40)} -pin  "block0" {coeffs(40)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(41)} -pin  "block0" {coeffs(41)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(42)} -pin  "block0" {coeffs(42)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(43)} -pin  "block0" {coeffs(43)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(44)} -pin  "block0" {coeffs(44)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(45)} -pin  "block0" {coeffs(45)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(46)} -pin  "block0" {coeffs(46)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(47)} -pin  "block0" {coeffs(47)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(48)} -pin  "block0" {coeffs(48)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(49)} -pin  "block0" {coeffs(49)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(50)} -pin  "block0" {coeffs(50)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(51)} -pin  "block0" {coeffs(51)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(52)} -pin  "block0" {coeffs(52)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(53)} -pin  "block0" {coeffs(53)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(54)} -pin  "block0" {coeffs(54)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(55)} -pin  "block0" {coeffs(55)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(56)} -pin  "block0" {coeffs(56)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(57)} -pin  "block0" {coeffs(57)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(58)} -pin  "block0" {coeffs(58)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(59)} -pin  "block0" {coeffs(59)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(60)} -pin  "block0" {coeffs(60)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(61)} -pin  "block0" {coeffs(61)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(62)} -pin  "block0" {coeffs(62)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(63)} -pin  "block0" {coeffs(63)} -attr vt dc -attr @path {/top/coeffs}
load net {output:rsc.dat:-:block0(0)} -pin  "block0" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(1)} -pin  "block0" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(2)} -pin  "block0" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(3)} -pin  "block0" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(4)} -pin  "block0" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(5)} -pin  "block0" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(6)} -pin  "block0" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(7)} -pin  "block0" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.vld:-:block0.bud} -pin  "block0" {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-776 -attr oid 774 -attr vt dc -attr @path {/top/output:rsc.vld:-:block0.bud}
load net {input:rsc.rdy:-:block1.bud} -pin  "block0" {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-777 -attr oid 775 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block1.bud}
load inst "block1" "fir" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-778 -attr oid 776 -attr vt dc -attr @path {/top/block1} -attr area 3347.454433 -attr delay 1.967703 -attr hier "/top/fir"
load net {clk} -pin  "block1" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-779 -attr oid 777 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block1" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-780 -attr oid 778 -attr vt dc -attr @path {/top/rst}
load net {output:rsc.dat:-:block0(0)} -pin  "block1" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(1)} -pin  "block1" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(2)} -pin  "block1" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(3)} -pin  "block1" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(4)} -pin  "block1" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(5)} -pin  "block1" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(6)} -pin  "block1" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(7)} -pin  "block1" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.vld:-:block0.bud} -pin  "block1" {input:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-781 -attr oid 779 -attr vt dc -attr @path {/top/output:rsc.vld:-:block0.bud}
load net {input:rsc.rdy:-:block1.bud} -pin  "block1" {input:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-782 -attr oid 780 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block1.bud}
load net {coeffs(0)} -pin  "block1" {coeffs(0)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(1)} -pin  "block1" {coeffs(1)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(2)} -pin  "block1" {coeffs(2)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(3)} -pin  "block1" {coeffs(3)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(4)} -pin  "block1" {coeffs(4)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(5)} -pin  "block1" {coeffs(5)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(6)} -pin  "block1" {coeffs(6)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(7)} -pin  "block1" {coeffs(7)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(8)} -pin  "block1" {coeffs(8)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(9)} -pin  "block1" {coeffs(9)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(10)} -pin  "block1" {coeffs(10)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(11)} -pin  "block1" {coeffs(11)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(12)} -pin  "block1" {coeffs(12)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(13)} -pin  "block1" {coeffs(13)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(14)} -pin  "block1" {coeffs(14)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(15)} -pin  "block1" {coeffs(15)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(16)} -pin  "block1" {coeffs(16)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(17)} -pin  "block1" {coeffs(17)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(18)} -pin  "block1" {coeffs(18)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(19)} -pin  "block1" {coeffs(19)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(20)} -pin  "block1" {coeffs(20)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(21)} -pin  "block1" {coeffs(21)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(22)} -pin  "block1" {coeffs(22)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(23)} -pin  "block1" {coeffs(23)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(24)} -pin  "block1" {coeffs(24)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(25)} -pin  "block1" {coeffs(25)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(26)} -pin  "block1" {coeffs(26)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(27)} -pin  "block1" {coeffs(27)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(28)} -pin  "block1" {coeffs(28)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(29)} -pin  "block1" {coeffs(29)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(30)} -pin  "block1" {coeffs(30)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(31)} -pin  "block1" {coeffs(31)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(32)} -pin  "block1" {coeffs(32)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(33)} -pin  "block1" {coeffs(33)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(34)} -pin  "block1" {coeffs(34)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(35)} -pin  "block1" {coeffs(35)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(36)} -pin  "block1" {coeffs(36)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(37)} -pin  "block1" {coeffs(37)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(38)} -pin  "block1" {coeffs(38)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(39)} -pin  "block1" {coeffs(39)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(40)} -pin  "block1" {coeffs(40)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(41)} -pin  "block1" {coeffs(41)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(42)} -pin  "block1" {coeffs(42)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(43)} -pin  "block1" {coeffs(43)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(44)} -pin  "block1" {coeffs(44)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(45)} -pin  "block1" {coeffs(45)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(46)} -pin  "block1" {coeffs(46)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(47)} -pin  "block1" {coeffs(47)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(48)} -pin  "block1" {coeffs(48)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(49)} -pin  "block1" {coeffs(49)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(50)} -pin  "block1" {coeffs(50)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(51)} -pin  "block1" {coeffs(51)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(52)} -pin  "block1" {coeffs(52)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(53)} -pin  "block1" {coeffs(53)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(54)} -pin  "block1" {coeffs(54)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(55)} -pin  "block1" {coeffs(55)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(56)} -pin  "block1" {coeffs(56)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(57)} -pin  "block1" {coeffs(57)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(58)} -pin  "block1" {coeffs(58)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(59)} -pin  "block1" {coeffs(59)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(60)} -pin  "block1" {coeffs(60)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(61)} -pin  "block1" {coeffs(61)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(62)} -pin  "block1" {coeffs(62)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(63)} -pin  "block1" {coeffs(63)} -attr vt dc -attr @path {/top/coeffs}
load net {output:rsc.dat:-:block1(0)} -pin  "block1" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(1)} -pin  "block1" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(2)} -pin  "block1" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(3)} -pin  "block1" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(4)} -pin  "block1" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(5)} -pin  "block1" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(6)} -pin  "block1" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(7)} -pin  "block1" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.vld:-:block1.bud} -pin  "block1" {output:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-783 -attr oid 781 -attr vt dc -attr @path {/top/output:rsc.vld:-:block1.bud}
load net {din:rsc.rdy:-:block2.bud} -pin  "block1" {output:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-784 -attr oid 782 -attr vt dc -attr @path {/top/din:rsc.rdy:-:block2.bud}
load inst "block2" "decimator" "orig" -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-785 -attr oid 783 -attr vt dc -attr @path {/top/block2} -attr area 205.180000 -attr delay 0.666693 -attr hier "/top/decimator"
load net {clk} -pin  "block2" {clk} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-786 -attr oid 784 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block2" {rst} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-787 -attr oid 785 -attr vt dc -attr @path {/top/rst}
load net {output:rsc.dat:-:block1(0)} -pin  "block2" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(1)} -pin  "block2" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(2)} -pin  "block2" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(3)} -pin  "block2" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(4)} -pin  "block2" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(5)} -pin  "block2" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(6)} -pin  "block2" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(7)} -pin  "block2" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.vld:-:block1.bud} -pin  "block2" {din:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-788 -attr oid 786 -attr vt dc -attr @path {/top/output:rsc.vld:-:block1.bud}
load net {din:rsc.rdy:-:block2.bud} -pin  "block2" {din:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-789 -attr oid 787 -attr vt dc -attr @path {/top/din:rsc.rdy:-:block2.bud}
load net {dout:rsc.dat:-:block2(0)} -pin  "block2" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(1)} -pin  "block2" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(2)} -pin  "block2" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(3)} -pin  "block2" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(4)} -pin  "block2" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(5)} -pin  "block2" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(6)} -pin  "block2" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(7)} -pin  "block2" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.vld:-:block2.bud} -pin  "block2" {dout:rsc.vld} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-790 -attr oid 788 -attr vt dc -attr @path {/top/dout:rsc.vld:-:block2.bud}
load net {dout:rsc.rdy} -pin  "block2" {dout:rsc.rdy} -attr xrf 29b9d5da-e40d-48d5-8faf-d436922f985a-791 -attr oid 789 -attr vt dc -attr @path {/top/dout:rsc.rdy}
### END MODULE 

