# Loading project counter
# reading /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project tx
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:12 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(47): near "signal": (vcom-1576) expecting ';'.
# ** Error: tx.vhd(79): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(80): Illegal target for signal assignment.
# ** Error: tx.vhd(80): (vcom-1136) Unknown identifier "clear".
# ** Error: tx.vhd(81): Illegal target for signal assignment.
# ** Error: tx.vhd(81): (vcom-1136) Unknown identifier "en".
# ** Error: tx.vhd(82): Illegal target for signal assignment.
# ** Error: tx.vhd(82): (vcom-1136) Unknown identifier "ld".
# ** Error: tx.vhd(83): Illegal target for signal assignment.
# ** Error: tx.vhd(83): (vcom-1136) Unknown identifier "d".
# ** Error: tx.vhd(84): Illegal target for signal assignment.
# ** Error: tx.vhd(84): (vcom-1136) Unknown identifier "q".
# ** Error: tx.vhd(85): near ")": (vcom-1576) expecting ';'.
# ** Error: tx.vhd(91): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(92): Illegal target for signal assignment.
# ** Error: tx.vhd(92): (vcom-1136) Unknown identifier "ld_en".
# ** Error: tx.vhd(94): Illegal target for signal assignment.
# ** Error: tx.vhd(94): (vcom-1136) Unknown identifier "s_out".
# ** Error: tx.vhd(95): Illegal target for signal assignment.
# ** Error: tx.vhd(95): (vcom-1136) Unknown identifier "p_in".
# ** Error: tx.vhd(96): Illegal target for signal assignment.
# ** Error: tx.vhd(96): (vcom-1136) Unknown identifier "p_out".
# ** Error: tx.vhd(97): near ")": (vcom-1576) expecting ';'.
# ** Error: tx.vhd(99): (vcom-1136) Unknown identifier "s_out".
# ** Error: tx.vhd(99): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tx.vhd(99): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(99): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(102): VHDL Compiler exiting
# End time: 14:58:12 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 27, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Compile of tx.vhd failed with 27 errors.
# Compile of shift_register_8bit.vhd was successful.
# Compile of counter_nbit.vhd was successful.
# 3 compiles, 1 failed with 27 errors.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(79): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(80): Illegal target for signal assignment.
# ** Error: tx.vhd(80): (vcom-1136) Unknown identifier "clear".
# ** Error: tx.vhd(81): Illegal target for signal assignment.
# ** Error: tx.vhd(81): (vcom-1136) Unknown identifier "en".
# ** Error: tx.vhd(82): Illegal target for signal assignment.
# ** Error: tx.vhd(82): (vcom-1136) Unknown identifier "ld".
# ** Error: tx.vhd(83): Illegal target for signal assignment.
# ** Error: tx.vhd(83): (vcom-1136) Unknown identifier "d".
# ** Error: tx.vhd(84): Illegal target for signal assignment.
# ** Error: tx.vhd(84): (vcom-1136) Unknown identifier "q".
# ** Error: tx.vhd(85): near ")": (vcom-1576) expecting ';'.
# ** Error: tx.vhd(91): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(92): Illegal target for signal assignment.
# ** Error: tx.vhd(92): (vcom-1136) Unknown identifier "ld_en".
# ** Error: tx.vhd(95): Illegal target for signal assignment.
# ** Error: tx.vhd(95): (vcom-1136) Unknown identifier "p_in".
# ** Error: tx.vhd(97): near ")": (vcom-1576) expecting ';'.
# ** Error: tx.vhd(99): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: tx.vhd(99): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tx.vhd(99): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(99): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(102): VHDL Compiler exiting
# End time: 14:58:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:41 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(79): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(88): Statement cannot be labeled.
# ** Error: tx.vhd(91): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: tx.vhd(99): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: tx.vhd(99): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tx.vhd(99): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(99): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(102): VHDL Compiler exiting
# End time: 15:00:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:32 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(80): (vcom-1136) Unknown identifier "clear".
# ** Error: tx.vhd(81): (vcom-1136) Unknown identifier "en".
# ** Error: tx.vhd(82): (vcom-1136) Unknown identifier "ld".
# ** Error: tx.vhd(83): (vcom-1136) Unknown identifier "d".
# ** Error: tx.vhd(84): (vcom-1136) Unknown identifier "q".
# ** Error: tx.vhd(80): (vcom-1484) Unknown formal identifier "clear".
# ** Error: tx.vhd(81): (vcom-1484) Unknown formal identifier "en".
# ** Error: tx.vhd(82): (vcom-1484) Unknown formal identifier "ld".
# ** Error: tx.vhd(83): (vcom-1484) Unknown formal identifier "d".
# ** Error: tx.vhd(84): (vcom-1484) Unknown formal identifier "q".
# ** Error: tx.vhd(92): (vcom-1136) Unknown identifier "ld_en".
# ** Error: tx.vhd(95): (vcom-1136) Unknown identifier "p_in".
# ** Error: tx.vhd(92): (vcom-1484) Unknown formal identifier "ld_en".
# ** Error: tx.vhd(93): (vcom-1484) Unknown formal identifier "s_in".
# ** Error: tx.vhd(94): (vcom-1484) Unknown formal identifier "s_out".
# ** Error: tx.vhd(95): (vcom-1484) Unknown formal identifier "p_in".
# ** Error: tx.vhd(96): (vcom-1484) Unknown formal identifier "p_out".
# ** Error: tx.vhd(99): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: tx.vhd(99): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tx.vhd(99): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(99): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(102): VHDL Compiler exiting
# End time: 15:01:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:08:11 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# ** Error: tx.vhd(39): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 15:08:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:08:19 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(90): (vcom-1484) Unknown formal identifier "clear".
# ** Error: tx.vhd(91): (vcom-1484) Unknown formal identifier "en".
# ** Error: tx.vhd(92): (vcom-1484) Unknown formal identifier "ld".
# ** Error: tx.vhd(93): (vcom-1484) Unknown formal identifier "d".
# ** Error: tx.vhd(94): (vcom-1484) Unknown formal identifier "q".
# ** Error: tx.vhd(102): (vcom-1484) Unknown formal identifier "ld_en".
# ** Error: tx.vhd(103): (vcom-1484) Unknown formal identifier "s_in".
# ** Error: tx.vhd(104): (vcom-1484) Unknown formal identifier "s_out".
# ** Error: tx.vhd(105): (vcom-1484) Unknown formal identifier "p_in".
# ** Error: tx.vhd(106): (vcom-1484) Unknown formal identifier "p_out".
# ** Error: tx.vhd(109): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(109): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:08:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:09:02 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(90): (vcom-1484) Unknown formal identifier "clear".
# ** Error: tx.vhd(91): (vcom-1484) Unknown formal identifier "en".
# ** Error: tx.vhd(92): (vcom-1484) Unknown formal identifier "ld".
# ** Error: tx.vhd(93): (vcom-1484) Unknown formal identifier "d".
# ** Error: tx.vhd(94): (vcom-1484) Unknown formal identifier "q".
# ** Error: tx.vhd(102): (vcom-1484) Unknown formal identifier "ld_en".
# ** Error: tx.vhd(103): (vcom-1484) Unknown formal identifier "s_in".
# ** Error: tx.vhd(104): (vcom-1484) Unknown formal identifier "s_out".
# ** Error: tx.vhd(105): (vcom-1484) Unknown formal identifier "p_in".
# ** Error: tx.vhd(106): (vcom-1484) Unknown formal identifier "p_out".
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:09:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:09:21 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(90): (vcom-1136) Unknown identifier "clear".
# ** Error: tx.vhd(90): (vcom-1484) Unknown formal identifier "reset".
# ** Error: tx.vhd(91): (vcom-1484) Unknown formal identifier "en".
# ** Error: tx.vhd(92): (vcom-1484) Unknown formal identifier "ld".
# ** Error: tx.vhd(93): (vcom-1484) Unknown formal identifier "d".
# ** Error: tx.vhd(94): (vcom-1484) Unknown formal identifier "q".
# ** Error: tx.vhd(102): (vcom-1484) Unknown formal identifier "ld_en".
# ** Error: tx.vhd(103): (vcom-1484) Unknown formal identifier "s_in".
# ** Error: tx.vhd(104): (vcom-1484) Unknown formal identifier "s_out".
# ** Error: tx.vhd(105): (vcom-1484) Unknown formal identifier "p_in".
# ** Error: tx.vhd(106): (vcom-1484) Unknown formal identifier "p_out".
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:09:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:41 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# ** Error: tx.vhd(39): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 15:11:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:50 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(109): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(109): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:11:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:33 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(109): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(109): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:15:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:57 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(48): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(48): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(48): Type error in range expression.
# ** Error: tx.vhd(49): (vcom-1136) Unknown identifier "N".
# ** Error: tx.vhd(49): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tx.vhd(49): Type error in range expression.
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(109): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(109): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:15:57 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:51 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(55): (vcom-1294) Declaration with designator "p_in" already exists in this region.
# ** =====> Prior declaration of "p_in" is at tx.vhd(37).
# ** Error: tx.vhd(109): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(109): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(112): VHDL Compiler exiting
# End time: 15:16:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:13 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# ** Error: tx.vhd(108): (vcom-1136) Unknown identifier "force_on".
# ** Error: tx.vhd(108): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tx.vhd(111): VHDL Compiler exiting
# End time: 15:17:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tx.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:33 on Dec 09,2020
# vcom -reportprogress 300 tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_dp
# -- Compiling architecture arch of tx_dp
# End time: 15:17:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
