--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml game.twx game.ncd -o game.twr game.pcf -ucf mimas_v2.ucf

Design file:              game.ncd
Physical constraint file: game.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "vga_1/vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "vga_1/vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_1/vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_1/vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_1/vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "vga_1/vga_clk_1/clkout0" derived 
from  NET "vga_1/vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 1.06 
to 10.588 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 392 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.571ns.
--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/hcount_12 (SLICE_X12Y47.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_10 (FF)
  Destination:          vga_1/hsync_1/hcount_12 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.454ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_10 to vga_1/hsync_1/hcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.447   vga_1/hsync_1/hcount<10>
                                                       vga_1/hsync_1/hcount_10
    SLICE_X15Y45.A1      net (fanout=5)        0.836   vga_1/hsync_1/hcount<10>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y47.SR      net (fanout=5)        0.747   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y47.CLK     Tsrck                 0.425   vga_1/hsync_1/hcount<12>
                                                       vga_1/hsync_1/hcount_12
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.444ns logic, 2.010ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_7 (FF)
  Destination:          vga_1/hsync_1/hcount_12 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_7 to vga_1/hsync_1/hcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_7
    SLICE_X15Y45.A2      net (fanout=4)        0.635   vga_1/hsync_1/hcount<7>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y47.SR      net (fanout=5)        0.747   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y47.CLK     Tsrck                 0.425   vga_1/hsync_1/hcount<12>
                                                       vga_1/hsync_1/hcount_12
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.444ns logic, 1.809ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_6 (FF)
  Destination:          vga_1/hsync_1/hcount_12 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_6 to vga_1/hsync_1/hcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_6
    SLICE_X15Y45.A3      net (fanout=4)        0.495   vga_1/hsync_1/hcount<6>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y47.SR      net (fanout=5)        0.747   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y47.CLK     Tsrck                 0.425   vga_1/hsync_1/hcount<12>
                                                       vga_1/hsync_1/hcount_12
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.444ns logic, 1.669ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/column_count_1 (SLICE_X16Y37.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_7 (FF)
  Destination:          vga_1/hsync_1/column_count_1 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_7 to vga_1/hsync_1/column_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_7
    SLICE_X13Y45.C4      net (fanout=4)        0.474   vga_1/hsync_1/hcount<7>
    SLICE_X13Y45.C       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank21
    SLICE_X13Y45.A2      net (fanout=2)        0.445   vga_1/hsync_1/blank2
    SLICE_X13Y45.A       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank23
    SLICE_X16Y37.SR      net (fanout=4)        1.111   vga_1/hblank
    SLICE_X16Y37.CLK     Tsrck                 0.442   vga_1/hsync_1/column_count<3>
                                                       vga_1/hsync_1/column_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.407ns logic, 2.030ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_6 (FF)
  Destination:          vga_1/hsync_1/column_count_1 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_6 to vga_1/hsync_1/column_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_6
    SLICE_X13Y45.C3      net (fanout=4)        0.463   vga_1/hsync_1/hcount<6>
    SLICE_X13Y45.C       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank21
    SLICE_X13Y45.A2      net (fanout=2)        0.445   vga_1/hsync_1/blank2
    SLICE_X13Y45.A       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank23
    SLICE_X16Y37.SR      net (fanout=4)        1.111   vga_1/hblank
    SLICE_X16Y37.CLK     Tsrck                 0.442   vga_1/hsync_1/column_count<3>
                                                       vga_1/hsync_1/column_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.407ns logic, 2.019ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_0 (FF)
  Destination:          vga_1/hsync_1/column_count_1 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.236 - 0.254)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_0 to vga_1/hsync_1/column_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.447   vga_1/hsync_1/hcount<3>
                                                       vga_1/hsync_1/hcount_0
    SLICE_X13Y45.B2      net (fanout=3)        0.614   vga_1/hsync_1/hcount<0>
    SLICE_X13Y45.B       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank22
    SLICE_X13Y45.A5      net (fanout=2)        0.195   vga_1/hsync_1/blank21
    SLICE_X13Y45.A       Tilo                  0.259   vga_1/hsync_1/blank2
                                                       vga_1/hsync_1/blank23
    SLICE_X16Y37.SR      net (fanout=4)        1.111   vga_1/hblank
    SLICE_X16Y37.CLK     Tsrck                 0.442   vga_1/hsync_1/column_count<3>
                                                       vga_1/hsync_1/column_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.407ns logic, 1.920ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/hcount_9 (SLICE_X12Y46.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_10 (FF)
  Destination:          vga_1/hsync_1/hcount_9 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_10 to vga_1/hsync_1/hcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.447   vga_1/hsync_1/hcount<10>
                                                       vga_1/hsync_1/hcount_10
    SLICE_X15Y45.A1      net (fanout=5)        0.836   vga_1/hsync_1/hcount<10>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y46.SR      net (fanout=5)        0.732   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y46.CLK     Tsrck                 0.442   vga_1/hsync_1/hcount<10>
                                                       vga_1/hsync_1/hcount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.461ns logic, 1.995ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_7 (FF)
  Destination:          vga_1/hsync_1/hcount_9 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_7 to vga_1/hsync_1/hcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_7
    SLICE_X15Y45.A2      net (fanout=4)        0.635   vga_1/hsync_1/hcount<7>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y46.SR      net (fanout=5)        0.732   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y46.CLK     Tsrck                 0.442   vga_1/hsync_1/hcount<10>
                                                       vga_1/hsync_1/hcount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.461ns logic, 1.794ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_1/hsync_1/hcount_6 (FF)
  Destination:          vga_1/hsync_1/hcount_9 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         vga_1/vga_clk rising at 0.000ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_1/hsync_1/hcount_6 to vga_1/hsync_1/hcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.447   vga_1/hsync_1/hcount<7>
                                                       vga_1/hsync_1/hcount_6
    SLICE_X15Y45.A3      net (fanout=4)        0.495   vga_1/hsync_1/hcount<6>
    SLICE_X15Y45.A       Tilo                  0.259   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.C2      net (fanout=1)        0.427   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv1
    SLICE_X15Y45.CMUX    Tilo                  0.313   vga_1/hsync_1/line_clk_state
                                                       vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv2
    SLICE_X12Y46.SR      net (fanout=5)        0.732   vga_1/hsync_1/hcount[12]_GND_7_o_LessThan_2_o_inv
    SLICE_X12Y46.CLK     Tsrck                 0.442   vga_1/hsync_1/hcount<10>
                                                       vga_1/hsync_1/hcount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.461ns logic, 1.654ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "vga_1/vga_clk_1/clkout0" derived from
 NET "vga_1/vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.06 to 10.588 nS  

--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/hcount_12 (SLICE_X12Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_1/hsync_1/hcount_12 (FF)
  Destination:          vga_1/hsync_1/hcount_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_1/vga_clk rising at 10.588ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_1/hsync_1/hcount_12 to vga_1/hsync_1/hcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.234   vga_1/hsync_1/hcount<12>
                                                       vga_1/hsync_1/hcount_12
    SLICE_X12Y47.A6      net (fanout=5)        0.037   vga_1/hsync_1/hcount<12>
    SLICE_X12Y47.CLK     Tah         (-Th)    -0.243   vga_1/hsync_1/hcount<12>
                                                       vga_1/hsync_1/hcount<12>_rt
                                                       vga_1/hsync_1/Mcount_hcount_xor<12>
                                                       vga_1/hsync_1/hcount_12
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.477ns logic, 0.037ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/column_count_11 (SLICE_X16Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_1/hsync_1/column_count_11 (FF)
  Destination:          vga_1/hsync_1/column_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_1/vga_clk rising at 10.588ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_1/hsync_1/column_count_11 to vga_1/hsync_1/column_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.DQ      Tcko                  0.234   vga_1/hsync_1/column_count<11>
                                                       vga_1/hsync_1/column_count_11
    SLICE_X16Y39.D6      net (fanout=2)        0.026   vga_1/hsync_1/column_count<11>
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.264   vga_1/hsync_1/column_count<11>
                                                       vga_1/hsync_1/column_count<11>_rt
                                                       vga_1/hsync_1/Mcount_column_count_xor<11>
                                                       vga_1/hsync_1/column_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_1/hsync_1/column_count_1 (SLICE_X16Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_1/hsync_1/column_count_1 (FF)
  Destination:          vga_1/hsync_1/column_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_1/vga_clk rising at 10.588ns
  Destination Clock:    vga_1/vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_1/hsync_1/column_count_1 to vga_1/hsync_1/column_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.234   vga_1/hsync_1/column_count<3>
                                                       vga_1/hsync_1/column_count_1
    SLICE_X16Y37.B5      net (fanout=2)        0.067   vga_1/hsync_1/column_count<1>
    SLICE_X16Y37.CLK     Tah         (-Th)    -0.237   vga_1/hsync_1/column_count<3>
                                                       vga_1/hsync_1/column_count<1>_rt
                                                       vga_1/hsync_1/Mcount_column_count_cy<3>
                                                       vga_1/hsync_1/column_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "vga_1/vga_clk_1/clkout0" derived from
 NET "vga_1/vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.06 to 10.588 nS  

--------------------------------------------------------------------------------
Slack: 8.858ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: vga_1/vga_clk_1/clkout1_buf/I0
  Logical resource: vga_1/vga_clk_1/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: vga_1/vga_clk_1/clkout0
--------------------------------------------------------------------------------
Slack: 9.663ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: vga_1/vga_clk_1/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: vga_1/vga_clk_1/clkout0
--------------------------------------------------------------------------------
Slack: 10.183ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: vga_1/hsync_1/column_count<3>/CLK
  Logical resource: vga_1/hsync_1/column_count_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: vga_1/vga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.731ns.
--------------------------------------------------------------------------------

Paths for end point switch_clk_15 (SLICE_X12Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_0 (FF)
  Destination:          switch_clk_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_0 to switch_clk_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_0
    SLICE_X12Y27.A5      net (fanout=1)        0.390   switch_clk<0>
    SLICE_X12Y27.COUT    Topcya                0.379   switch_clk<3>
                                                       Mcount_switch_clk_lut<0>_INV_0
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.314   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_15
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.292ns logic, 0.399ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_4 (FF)
  Destination:          switch_clk_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_4 to switch_clk_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.447   switch_clk<7>
                                                       switch_clk_4
    SLICE_X12Y28.A5      net (fanout=1)        0.390   switch_clk<4>
    SLICE_X12Y28.COUT    Topcya                0.379   switch_clk<7>
                                                       switch_clk<4>_rt
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.314   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_15
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (1.216ns logic, 0.396ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_3 (FF)
  Destination:          switch_clk_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.546ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_3 to switch_clk_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_3
    SLICE_X12Y27.D5      net (fanout=1)        0.363   switch_clk<3>
    SLICE_X12Y27.COUT    Topcyd                0.261   switch_clk<3>
                                                       switch_clk<3>_rt
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.314   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_15
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (1.174ns logic, 0.372ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point switch_clk_13 (SLICE_X12Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_0 (FF)
  Destination:          switch_clk_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_0 to switch_clk_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_0
    SLICE_X12Y27.A5      net (fanout=1)        0.390   switch_clk<0>
    SLICE_X12Y27.COUT    Topcya                0.379   switch_clk<3>
                                                       Mcount_switch_clk_lut<0>_INV_0
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.304   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_13
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.282ns logic, 0.399ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_4 (FF)
  Destination:          switch_clk_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_4 to switch_clk_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.447   switch_clk<7>
                                                       switch_clk_4
    SLICE_X12Y28.A5      net (fanout=1)        0.390   switch_clk<4>
    SLICE_X12Y28.COUT    Topcya                0.379   switch_clk<7>
                                                       switch_clk<4>_rt
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.304   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_13
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (1.206ns logic, 0.396ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_3 (FF)
  Destination:          switch_clk_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_3 to switch_clk_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_3
    SLICE_X12Y27.D5      net (fanout=1)        0.363   switch_clk<3>
    SLICE_X12Y27.COUT    Topcyd                0.261   switch_clk<3>
                                                       switch_clk<3>_rt
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.304   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_13
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (1.164ns logic, 0.372ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point switch_clk_14 (SLICE_X12Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_0 (FF)
  Destination:          switch_clk_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_0 to switch_clk_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_0
    SLICE_X12Y27.A5      net (fanout=1)        0.390   switch_clk<0>
    SLICE_X12Y27.COUT    Topcya                0.379   switch_clk<3>
                                                       Mcount_switch_clk_lut<0>_INV_0
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.273   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_14
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.251ns logic, 0.399ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_4 (FF)
  Destination:          switch_clk_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_4 to switch_clk_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.447   switch_clk<7>
                                                       switch_clk_4
    SLICE_X12Y28.A5      net (fanout=1)        0.390   switch_clk<4>
    SLICE_X12Y28.COUT    Topcya                0.379   switch_clk<7>
                                                       switch_clk<4>_rt
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.273   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_14
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (1.175ns logic, 0.396ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_clk_3 (FF)
  Destination:          switch_clk_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_clk_3 to switch_clk_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.447   switch_clk<3>
                                                       switch_clk_3
    SLICE_X12Y27.D5      net (fanout=1)        0.363   switch_clk<3>
    SLICE_X12Y27.COUT    Topcyd                0.261   switch_clk<3>
                                                       switch_clk<3>_rt
                                                       Mcount_switch_clk_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.076   switch_clk<7>
                                                       Mcount_switch_clk_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.076   switch_clk<11>
                                                       Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_switch_clk_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.273   switch_clk<15>
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_14
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (1.133ns logic, 0.372ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point switch_clk_15 (SLICE_X12Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switch_clk_15 (FF)
  Destination:          switch_clk_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: switch_clk_15 to switch_clk_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.234   switch_clk<15>
                                                       switch_clk_15
    SLICE_X12Y30.D6      net (fanout=2)        0.025   switch_clk<15>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.264   switch_clk<15>
                                                       switch_clk<15>_rt
                                                       Mcount_switch_clk_xor<15>
                                                       switch_clk_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.498ns logic, 0.025ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point switch_clk_1 (SLICE_X12Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switch_clk_1 (FF)
  Destination:          switch_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: switch_clk_1 to switch_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.234   switch_clk<3>
                                                       switch_clk_1
    SLICE_X12Y27.B5      net (fanout=1)        0.058   switch_clk<1>
    SLICE_X12Y27.CLK     Tah         (-Th)    -0.237   switch_clk<3>
                                                       switch_clk<1>_rt
                                                       Mcount_switch_clk_cy<3>
                                                       switch_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point switch_clk_5 (SLICE_X12Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switch_clk_5 (FF)
  Destination:          switch_clk_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: switch_clk_5 to switch_clk_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.234   switch_clk<7>
                                                       switch_clk_5
    SLICE_X12Y28.B5      net (fanout=1)        0.058   switch_clk<5>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.237   switch_clk<7>
                                                       switch_clk<5>_rt
                                                       Mcount_switch_clk_cy<7>
                                                       switch_clk_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.603ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_12MHz_BUFGP/BUFG/I0
  Logical resource: CLK_12MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_12MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.928ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: switch_clk<3>/CLK
  Logical resource: switch_clk_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: CLK_12MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 82.928ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: switch_clk<3>/CLK
  Logical resource: switch_clk_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: CLK_12MHz_BUFGP
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for vga_1/vga_clk_1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|vga_1/vga_clk_1/clkin1         |     10.000ns|      3.334ns|      3.373ns|            0|            0|            0|          392|
| vga_1/vga_clk_1/clkout0       |     10.588ns|      3.571ns|          N/A|            0|            0|          392|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_12MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_12MHz      |    1.731|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    3.571|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 528 paths, 0 nets, and 98 connections

Design statistics:
   Minimum period:   3.571ns{1}   (Maximum frequency: 280.034MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 18 19:21:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



