
*** Running vivado
    with args -log Adc3444_TCP_TriggerCh_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adc3444_TCP_TriggerCh_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_TriggerCh_0_0.tcl -notrace
Command: synth_design -top Adc3444_TCP_TriggerCh_0_0 -part xc7z030fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20260 
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:167]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:150]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:131]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 488.727 ; gain = 139.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adc3444_TCP_TriggerCh_0_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/synth/Adc3444_TCP_TriggerCh_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'TriggerCh' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:2]
	Parameter AXI_HPorACP bound to: 1 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 16 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:179]
INFO: [Synth 8-638] synthesizing module 'ila_1' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_1 does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:110]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (46#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'probe6' does not match port width (1) of module 'ila_1' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:188]
INFO: [Synth 8-638] synthesizing module 'TriggerInterface' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:67]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter WORD_WIDTH bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseConvert' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/PulseConvert.v:2]
	Parameter NumberOfSpan bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseConvert' (47#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/PulseConvert.v:2]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rvalid_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:323]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rdata_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:370]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigMuxUpdateCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:473]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigDMADDRSpace_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:497]
WARNING: [Synth 8-6014] Unused sequential element roTrigDMADDRSpace_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:611]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:188]
WARNING: [Synth 8-6014] Unused sequential element s_axil_wready_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:188]
INFO: [Synth 8-256] done synthesizing module 'TriggerInterface' (48#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerInterface.v:67]
INFO: [Synth 8-638] synthesizing module 'TriggerGen' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:7]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPHIGHThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:67]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWHThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:68]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWLThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:69]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenPulseThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:70]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenDemodThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:71]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenFcode_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:72]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenMFADDR_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:73]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenSFTimeout_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:74]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenLOGTime_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:86]
INFO: [Synth 8-256] done synthesizing module 'TriggerGen' (49#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerGen.v:7]
INFO: [Synth 8-638] synthesizing module 'TriggerMux' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerMux.v:2]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DelayCnt bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D3_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerMux.v:87]
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D4_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerMux.v:88]
INFO: [Synth 8-256] done synthesizing module 'TriggerMux' (50#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerMux.v:2]
INFO: [Synth 8-638] synthesizing module 'TriggerDMA' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:3]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 16 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigByteWidthClog2 bound to: 1 - type: integer 
	Parameter AXItoTrigClog2 bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter CAP_FSM_BIT bound to: 4 - type: integer 
	Parameter CAP_RESET bound to: 4'b0001 
	Parameter CAP_READY bound to: 4'b0010 
	Parameter CAP_WAIT bound to: 4'b0100 
	Parameter CAP_TD bound to: 4'b1000 
	Parameter FIFOWIDTH bound to: 7 - type: integer 
	Parameter TrigKeepWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rd' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter AXI_STATE_IDLE bound to: 1'b0 
	Parameter AXI_STATE_START bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:539]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_offset_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:541]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_bubble_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:545]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_id_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:547]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_dest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:548]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_user_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:549]
WARNING: [Synth 8-6014] Unused sequential element bubble_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:558]
WARNING: [Synth 8-6014] Unused sequential element first_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:559]
WARNING: [Synth 8-6014] Unused sequential element axis_id_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:563]
WARNING: [Synth 8-6014] Unused sequential element axis_dest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:564]
WARNING: [Synth 8-6014] Unused sequential element axis_user_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:565]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:649]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:650]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:651]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:656]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:657]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:658]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rd' (51#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:32]
INFO: [Synth 8-638] synthesizing module 'axi_dma_wr' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_FINISH_BURST bound to: 3'b011 
	Parameter STATE_DROP_DATA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:395]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:742]
WARNING: [Synth 8-6014] Unused sequential element shift_axis_extra_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:743]
WARNING: [Synth 8-6014] Unused sequential element zero_offset_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:782]
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:786]
WARNING: [Synth 8-6014] Unused sequential element input_last_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:791]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:801]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:803]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_wr' (52#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:32]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (53#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma.v:32]
WARNING: [Synth 8-350] instance 'axi_dma' of module 'axi_dma' requires 77 connections, but only 75 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:531]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:540]
INFO: [Synth 8-256] done synthesizing module 'axis_adapter' (54#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:32]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 137 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:507]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (55#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo_adapter' (56#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-350] instance 'fifo_inst_0' of module 'axis_async_fifo_adapter' requires 26 connections, but only 17 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo_adapter__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_adapter__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element temp_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:452]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:534]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:540]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:541]
INFO: [Synth 8-256] done synthesizing module 'axis_adapter__parameterized0' (56#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:32]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 105 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:507]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo__parameterized0' (56#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (56#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-350] instance 'fifo_inst_1' of module 'axis_async_fifo_adapter' requires 26 connections, but only 17 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:681]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:747]
INFO: [Synth 8-638] synthesizing module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:114]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (57#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-689] width (2) of port connection 'probe0' does not match port width (13) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:749]
WARNING: [Synth 8-689] width (2) of port connection 'probe1' does not match port width (16) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:750]
WARNING: [Synth 8-689] width (2) of port connection 'probe5' does not match port width (16) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:754]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:747]
WARNING: [Synth 8-3848] Net m_axis_read_data_tready in module/entity TriggerDMA does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:199]
INFO: [Synth 8-256] done synthesizing module 'TriggerDMA' (58#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:3]
WARNING: [Synth 8-350] instance 'inst_TriggerDMA' of module 'TriggerDMA' requires 60 connections, but only 52 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:315]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_TriggerGen'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:259]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1_inst'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_TriggerInterface'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:198]
INFO: [Synth 8-256] done synthesizing module 'TriggerCh' (59#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerCh.v:2]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_TCP_TriggerCh_0_0' (60#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/synth/Adc3444_TCP_TriggerCh_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:29 ; elapsed = 00:03:30 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3221]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
WARNING: [Synth 8-3295] tying undriven pin axi_dma:m_axis_read_data_tready to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:531]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:637]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:30 ; elapsed = 00:03:31 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_1_inst/inst'
Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adc3444_TCP_TriggerCh_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adc3444_TCP_TriggerCh_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 216 instances
  CFGLUT5 => SRLC32E: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1142.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:57 ; elapsed = 00:03:58 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_0/inst. (constraint file  D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/ila_1_inst/inst. (constraint file  D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst/ila_1_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rPulse" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axis_cmd_input_cycle_count_reg_reg[13:0]' into 'axis_cmd_output_cycle_count_reg_reg[13:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:543]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:543]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:537]
WARNING: [Synth 8-6014] Unused sequential element input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:554]
WARNING: [Synth 8-6014] Unused sequential element output_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:555]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:553]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:546]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_wr_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:745]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "offset_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_transfer_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
INFO: [Synth 8-5544] ROM "m_axis_tvalid_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tvalid_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:480]
INFO: [Synth 8-5544] ROM "rFIFOValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:03 ; elapsed = 00:04:05 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 21    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 48    
	   2 Input     11 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	             1024 Bit    Registers := 4     
	              160 Bit    Registers := 1     
	              147 Bit    Registers := 9     
	              137 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	              116 Bit    Registers := 9     
	              105 Bit    Registers := 2     
	               64 Bit    Registers := 13    
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 46    
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 232   
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 29    
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 412   
+---RAMs : 
	             137K Bit         RAMs := 1     
	             105K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 20    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 68    
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 20    
	   3 Input     15 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 30    
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 36    
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 24    
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	  10 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 302   
	   3 Input      1 Bit        Muxes := 24    
	   9 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              116 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module PulseConvert 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TriggerInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
Module TriggerGen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module TriggerMux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
Module axi_dma_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   6 Input     16 Bit        Muxes := 3     
	   6 Input     14 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 26    
Module axis_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              137 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	             137K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module axis_adapter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              105 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	             105K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ila_v6_2_5_ila_cap_ctrl_legacy__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
Module ila_v6_2_5_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module TriggerDMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rFIFOValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigGenUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigMuxUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigDMAUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigResetn/rD" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element status_fifo_wr_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:745]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/addr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:537]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:554]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/output_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axi_dma_rd.v:555]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/axis_adapter.v:445]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/aea0/new/TriggerDMA.v:349]
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_1_inst/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[985]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerGen/\rTrigOut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_1/adapter_inst /\temp_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_0/adapter_inst /\temp_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_1/adapter_inst /\state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_0/adapter_inst /\state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/axis_cmd_output_cycle_count_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/s_axis_read_desc_ready_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\s_axis_write_desc_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_1/adapter_inst /\temp_m_axis_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/\fifo_inst_0/adapter_inst /\temp_m_axis_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/op_word_count_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/i_2/\axi_dma_rd_inst/addr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/i_2/\axi_dma_rd_inst/addr_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_wr_inst/last_cycle_offset_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:32 ; elapsed = 00:04:36 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo:                 | mem_reg    | 1 K x 137(NO_CHANGE)   | W |   | 1 K x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axis_async_fifo__parameterized0: | mem_reg    | 1 K x 105(NO_CHANGE)   | W |   | 1 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:55 ; elapsed = 00:04:58 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:56 ; elapsed = 00:05:00 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo:                 | mem_reg    | 1 K x 137(NO_CHANGE)   | W |   | 1 K x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axis_async_fifo__parameterized0: | mem_reg    | 1 K x 105(NO_CHANGE)   | W |   | 1 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:01 ; elapsed = 00:05:04 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:02 ; elapsed = 00:05:06 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:02 ; elapsed = 00:05:06 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:03 ; elapsed = 00:05:06 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:05:06 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:03 ; elapsed = 00:05:07 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:03 ; elapsed = 00:05:07 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][115]                                        | 9      | 263   | NO           | NO                 | YES               | 263    | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   206|
|2     |CFGLUT5    |   240|
|3     |LUT1       |   145|
|4     |LUT2       |   239|
|5     |LUT3       |   572|
|6     |LUT4       |   780|
|7     |LUT5       |   756|
|8     |LUT6       |  1441|
|9     |MUXF7      |    79|
|10    |MUXF8      |    15|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |RAMB36E1   |     6|
|14    |RAMB36E1_2 |     4|
|15    |RAMB36E1_3 |     6|
|16    |SRL16E     |   271|
|17    |SRLC16E    |     4|
|18    |SRLC32E    |    34|
|19    |FDPE       |     6|
|20    |FDRE       |  6591|
|21    |FDSE       |   114|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                      |Module                                             |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                           |                                                   | 11511|
|2     |  inst                                                                        |TriggerCh                                          | 11511|
|3     |    ila_1_inst                                                                |ila_1                                              |  3015|
|4     |      inst                                                                    |ila_v6_2_5_ila                                     |  3015|
|5     |        ila_core_inst                                                         |ila_v6_2_5_ila_core                                |  3008|
|6     |          ila_trace_memory_inst                                               |ila_v6_2_5_ila_trace_memory                        |     7|
|7     |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |blk_mem_gen_v8_3_6                                 |     7|
|8     |              inst_blk_mem_gen                                                |blk_mem_gen_v8_3_6_synth                           |     7|
|9     |                \gnbram.gnativebmg.native_blk_mem_gen                         |blk_mem_gen_top                                    |     7|
|10    |                  \valid.cstr                                                 |blk_mem_gen_generic_cstr                           |     7|
|11    |                    \ramloop[0].ram.r                                         |blk_mem_gen_prim_width                             |     1|
|12    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper                           |     1|
|13    |                    \ramloop[1].ram.r                                         |blk_mem_gen_prim_width__parameterized0             |     1|
|14    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized0           |     1|
|15    |                    \ramloop[2].ram.r                                         |blk_mem_gen_prim_width__parameterized1             |     1|
|16    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized1           |     1|
|17    |                    \ramloop[3].ram.r                                         |blk_mem_gen_prim_width__parameterized2             |     1|
|18    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized2           |     1|
|19    |                    \ramloop[4].ram.r                                         |blk_mem_gen_prim_width__parameterized3             |     1|
|20    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized3           |     1|
|21    |                    \ramloop[5].ram.r                                         |blk_mem_gen_prim_width__parameterized4             |     1|
|22    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized4           |     1|
|23    |                    \ramloop[6].ram.r                                         |blk_mem_gen_prim_width__parameterized5             |     1|
|24    |                      \prim_noinit.ram                                        |blk_mem_gen_prim_wrapper__parameterized5           |     1|
|25    |          u_ila_cap_ctrl                                                      |ila_v6_2_5_ila_cap_ctrl_legacy                     |   288|
|26    |            U_CDONE                                                           |ltlib_v1_0_0_cfglut6__parameterized0_170           |     5|
|27    |            U_NS0                                                             |ltlib_v1_0_0_cfglut7_171                           |     6|
|28    |            U_NS1                                                             |ltlib_v1_0_0_cfglut7_172                           |     6|
|29    |            u_cap_addrgen                                                     |ila_v6_2_5_ila_cap_addrgen                         |   266|
|30    |              U_CMPRESET                                                      |ltlib_v1_0_0_cfglut6_173                           |     3|
|31    |              u_cap_sample_counter                                            |ila_v6_2_5_ila_cap_sample_counter                  |    66|
|32    |                U_SCE                                                         |ltlib_v1_0_0_cfglut4_185                           |     1|
|33    |                U_SCMPCE                                                      |ltlib_v1_0_0_cfglut5_186                           |     1|
|34    |                U_SCRST                                                       |ltlib_v1_0_0_cfglut6_187                           |     5|
|35    |                u_scnt_cmp                                                    |ltlib_v1_0_0_match_nodelay_188                     |    24|
|36    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay_189                |    24|
|37    |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3_190         |    13|
|38    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_191   |     5|
|39    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_192   |     6|
|40    |              u_cap_window_counter                                            |ila_v6_2_5_ila_cap_window_counter                  |    63|
|41    |                U_WCE                                                         |ltlib_v1_0_0_cfglut4_174                           |     1|
|42    |                U_WHCMPCE                                                     |ltlib_v1_0_0_cfglut5_175                           |     1|
|43    |                U_WLCMPCE                                                     |ltlib_v1_0_0_cfglut5_176                           |     1|
|44    |                u_wcnt_hcmp                                                   |ltlib_v1_0_0_match_nodelay                         |    12|
|45    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay_181                |    12|
|46    |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3_182         |    12|
|47    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_183   |     5|
|48    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_184   |     5|
|49    |                u_wcnt_lcmp                                                   |ltlib_v1_0_0_match_nodelay_177                     |    23|
|50    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay                    |    23|
|51    |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3_178         |    12|
|52    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_179   |     5|
|53    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_180   |     5|
|54    |          u_ila_regs                                                          |ila_v6_2_5_ila_register                            |  1774|
|55    |            U_XSDB_SLAVE                                                      |xsdbs_v1_0_2_xsdbs__1                              |   303|
|56    |            reg_890                                                           |xsdbs_v1_0_2_reg__parameterized56__1               |    16|
|57    |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_169                          |    16|
|58    |            \MU_SRL[0].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s_120                           |    77|
|59    |            \MU_SRL[1].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized0_121           |    76|
|60    |            \MU_SRL[2].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized1_122           |    77|
|61    |            \MU_SRL[3].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized2_123           |    91|
|62    |            \MU_SRL[4].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized3_124           |    96|
|63    |            \MU_SRL[5].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized4_125           |    76|
|64    |            \MU_SRL[6].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized5_126           |    75|
|65    |            \TC_SRL[0].tc_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized6_127           |    75|
|66    |            reg_15                                                            |xsdbs_v1_0_2_reg__parameterized38_128              |    26|
|67    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_168                           |    26|
|68    |            reg_16                                                            |xsdbs_v1_0_2_reg__parameterized39_129              |    17|
|69    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_167                           |    17|
|70    |            reg_17                                                            |xsdbs_v1_0_2_reg__parameterized40_130              |    30|
|71    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_166                           |    30|
|72    |            reg_18                                                            |xsdbs_v1_0_2_reg__parameterized41_131              |    23|
|73    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_165                           |    23|
|74    |            reg_19                                                            |xsdbs_v1_0_2_reg__parameterized42_132              |    19|
|75    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_164                           |    19|
|76    |            reg_1a                                                            |xsdbs_v1_0_2_reg__parameterized43_133              |    36|
|77    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_163           |    36|
|78    |            reg_6                                                             |xsdbs_v1_0_2_reg__parameterized23_134              |    18|
|79    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_162                           |    18|
|80    |            reg_7                                                             |xsdbs_v1_0_2_reg__parameterized24_135              |    39|
|81    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized0_161           |    39|
|82    |            reg_8                                                             |xsdbs_v1_0_2_reg__parameterized25_136              |    11|
|83    |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_160                          |    11|
|84    |            reg_80                                                            |xsdbs_v1_0_2_reg__parameterized44_137              |    19|
|85    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_159           |    19|
|86    |            reg_81                                                            |xsdbs_v1_0_2_reg__parameterized45_138              |    17|
|87    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_158                           |    17|
|88    |            reg_82                                                            |xsdbs_v1_0_2_reg__parameterized46_139              |    17|
|89    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_157           |    17|
|90    |            reg_83                                                            |xsdbs_v1_0_2_reg__parameterized47_140              |    50|
|91    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_156                           |    50|
|92    |            reg_84                                                            |xsdbs_v1_0_2_reg__parameterized48_141              |    35|
|93    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_155                           |    35|
|94    |            reg_85                                                            |xsdbs_v1_0_2_reg__parameterized49_142              |    17|
|95    |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_154                           |    17|
|96    |            reg_887                                                           |xsdbs_v1_0_2_reg__parameterized51_143              |     3|
|97    |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_153                          |     3|
|98    |            reg_88d                                                           |xsdbs_v1_0_2_reg__parameterized53_144              |     5|
|99    |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_152                          |     5|
|100   |            reg_9                                                             |xsdbs_v1_0_2_reg__parameterized26_145              |    21|
|101   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_151                          |    21|
|102   |            reg_srl_fff                                                       |xsdbs_v1_0_2_reg_p2s__parameterized7_146           |    88|
|103   |            reg_stream_ffd                                                    |xsdbs_v1_0_2_reg_stream_147                        |    30|
|104   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_150                           |    30|
|105   |            reg_stream_ffe                                                    |xsdbs_v1_0_2_reg_stream__parameterized0_148        |    25|
|106   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_149                          |    25|
|107   |          u_ila_reset_ctrl                                                    |ila_v6_2_5_ila_reset_ctrl_75                       |    46|
|108   |            arm_detection_inst                                                |ltlib_v1_0_0_rising_edge_detection_114             |     5|
|109   |            \asyncrounous_transfer.arm_in_transfer_inst                       |ltlib_v1_0_0_async_edge_xfer_115                   |     7|
|110   |            \asyncrounous_transfer.arm_out_transfer_inst                      |ltlib_v1_0_0_async_edge_xfer_116                   |     6|
|111   |            \asyncrounous_transfer.halt_in_transfer_inst                      |ltlib_v1_0_0_async_edge_xfer_117                   |     7|
|112   |            \asyncrounous_transfer.halt_out_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_118                   |     6|
|113   |            halt_detection_inst                                               |ltlib_v1_0_0_rising_edge_detection_119             |     6|
|114   |          u_trig                                                              |ila_v6_2_5_ila_trigger                             |   368|
|115   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |ltlib_v1_0_0_match                                 |    17|
|116   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA                            |    15|
|117   |                DUT                                                           |ltlib_v1_0_0_all_typeA_112                         |     8|
|118   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_113                   |     6|
|119   |            U_TM                                                              |ila_v6_2_5_ila_trig_match                          |   350|
|120   |              \N_DDR_MODE.G_NMU[0].U_M                                        |ltlib_v1_0_0_match__parameterized0_76              |    46|
|121   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized0_108        |    45|
|122   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized0_109         |    13|
|123   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_110   |     5|
|124   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_111                   |     6|
|125   |              \N_DDR_MODE.G_NMU[1].U_M                                        |ltlib_v1_0_0_match__parameterized1_77              |    11|
|126   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1_105        |    10|
|127   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_106                         |     8|
|128   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_107                   |     6|
|129   |              \N_DDR_MODE.G_NMU[2].U_M                                        |ltlib_v1_0_0_match__parameterized1_78              |    11|
|130   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1_102        |    10|
|131   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_103                         |     8|
|132   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_104                   |     6|
|133   |              \N_DDR_MODE.G_NMU[3].U_M                                        |ltlib_v1_0_0_match__parameterized2                 |   172|
|134   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized2            |   171|
|135   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized1             |    43|
|136   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_94    |     5|
|137   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_95    |     5|
|138   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_96    |     5|
|139   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_97    |     5|
|140   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_98    |     5|
|141   |                    \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_99    |     5|
|142   |                    \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_100   |     5|
|143   |                    \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_101                   |     6|
|144   |              \N_DDR_MODE.G_NMU[4].U_M                                        |ltlib_v1_0_0_match__parameterized1_79              |    11|
|145   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1_91         |    10|
|146   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_92                          |     8|
|147   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_93                    |     6|
|148   |              \N_DDR_MODE.G_NMU[5].U_M                                        |ltlib_v1_0_0_match__parameterized3_80              |    88|
|149   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized3_85         |    87|
|150   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2_86          |    23|
|151   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_87    |     5|
|152   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_88    |     5|
|153   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_89    |     5|
|154   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_90                    |     6|
|155   |              \N_DDR_MODE.G_NMU[6].U_M                                        |ltlib_v1_0_0_match__parameterized1_81              |    11|
|156   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1_82         |    10|
|157   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_83                          |     8|
|158   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_84                    |     6|
|159   |          xsdb_memory_read_inst                                               |ltlib_v1_0_0_generic_memrd                         |   234|
|160   |    inst_TriggerInterface                                                     |TriggerInterface                                   |  2034|
|161   |      inst_woTrigDMAUpdate                                                    |PulseConvert                                       |    28|
|162   |      inst_woTrigGenUpdate                                                    |PulseConvert_72                                    |    28|
|163   |      inst_woTrigMuxUpdate                                                    |PulseConvert_73                                    |    27|
|164   |      inst_woTrigResetn                                                       |PulseConvert_74                                    |    28|
|165   |    inst_TriggerGen                                                           |TriggerGen                                         |    18|
|166   |    inst_TriggerDMA                                                           |TriggerDMA                                         |  6402|
|167   |      ila_0                                                                   |ila_0                                              |  3371|
|168   |        inst                                                                  |ila_v6_2_5_ila__parameterized0                     |  3371|
|169   |          ila_core_inst                                                       |ila_v6_2_5_ila_core__parameterized0                |  3364|
|170   |            ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory__parameterized0        |     5|
|171   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6__parameterized0                 |     5|
|172   |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0           |     5|
|173   |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                    |     5|
|174   |                    \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0           |     5|
|175   |                      \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized6             |     1|
|176   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6           |     1|
|177   |                      \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized7             |     1|
|178   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7           |     1|
|179   |                      \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized8             |     1|
|180   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8           |     1|
|181   |                      \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized9             |     1|
|182   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9           |     1|
|183   |                      \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized10            |     1|
|184   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10          |     1|
|185   |            u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy__parameterized0     |   278|
|186   |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0               |     5|
|187   |              U_NS0                                                           |ltlib_v1_0_0_cfglut7                               |     6|
|188   |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_57                            |     6|
|189   |              u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen__parameterized0         |   256|
|190   |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                               |     3|
|191   |                u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter__parameterized0  |    62|
|192   |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_64                            |     1|
|193   |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_65                            |     1|
|194   |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_66                            |     5|
|195   |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay__parameterized0_67      |    23|
|196   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_68 |    23|
|197   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3_69          |    13|
|198   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_70    |     5|
|199   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_71    |     6|
|200   |                u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter__parameterized0  |    60|
|201   |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4                               |     1|
|202   |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                               |     1|
|203   |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_58                            |     1|
|204   |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0         |    12|
|205   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_60 |    12|
|206   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3_61          |    12|
|207   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_62    |     5|
|208   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_63    |     5|
|209   |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0_59      |    22|
|210   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0    |    22|
|211   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized3             |    12|
|212   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1       |     5|
|213   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2       |     5|
|214   |            u_ila_regs                                                        |ila_v6_2_5_ila_register__parameterized0            |  1954|
|215   |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                 |   303|
|216   |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized56                  |    16|
|217   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_56                           |    16|
|218   |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                               |    79|
|219   |              \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0               |    77|
|220   |              \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1               |    79|
|221   |              \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2               |    92|
|222   |              \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3               |    75|
|223   |              \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4               |    75|
|224   |              \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5               |    76|
|225   |              \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8               |    92|
|226   |              \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized9               |    93|
|227   |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6               |    75|
|228   |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized38                  |    21|
|229   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_55                            |    21|
|230   |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized39                  |    17|
|231   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_54                            |    17|
|232   |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized40                  |    40|
|233   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_53                            |    40|
|234   |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized41                  |    22|
|235   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_52                            |    22|
|236   |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized42                  |    18|
|237   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_51                            |    18|
|238   |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized43                  |    32|
|239   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_50            |    32|
|240   |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized23                  |    26|
|241   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_49                            |    26|
|242   |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized24                  |    35|
|243   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0               |    35|
|244   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized25                  |    10|
|245   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_48                           |    10|
|246   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized44                  |    18|
|247   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_47            |    18|
|248   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized45                  |    17|
|249   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_46                            |    17|
|250   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized46                  |    17|
|251   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1               |    17|
|252   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized47                  |    52|
|253   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_45                            |    52|
|254   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized48                  |    35|
|255   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_44                            |    35|
|256   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized49                  |    17|
|257   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_43                            |    17|
|258   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized51                  |     3|
|259   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_42                           |     3|
|260   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized53                  |     6|
|261   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_41                           |     6|
|262   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized26                  |    18|
|263   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_40                           |    18|
|264   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized7               |   101|
|265   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                            |    32|
|266   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                               |    32|
|267   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0            |    17|
|268   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                              |    17|
|269   |            u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                          |    46|
|270   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                 |     5|
|271   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                       |     7|
|272   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_36                    |     6|
|273   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_37                    |     7|
|274   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_38                    |     6|
|275   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_39              |     6|
|276   |            u_trig                                                            |ila_v6_2_5_ila_trigger__parameterized0             |   460|
|277   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized4                 |    24|
|278   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized4            |    22|
|279   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized0_33          |    13|
|280   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_34    |     5|
|281   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_35                    |     6|
|282   |              U_TM                                                            |ila_v6_2_5_ila_trig_match__parameterized0          |   435|
|283   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized5                 |    40|
|284   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized5            |    39|
|285   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_30          |    13|
|286   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_31    |     5|
|287   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_32                    |     6|
|288   |                \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0                 |    46|
|289   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_26         |    45|
|290   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_27          |    13|
|291   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_28    |     5|
|292   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_29                    |     6|
|293   |                \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized3                 |    88|
|294   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_20         |    87|
|295   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_21          |    23|
|296   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_22    |     5|
|297   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_23    |     5|
|298   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_24    |     5|
|299   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_25                    |     6|
|300   |                \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized6                 |    17|
|301   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6            |    16|
|302   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_18                          |     8|
|303   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_19                    |     6|
|304   |                \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1                 |    11|
|305   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_15         |    10|
|306   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_16                          |     8|
|307   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_17                    |     6|
|308   |                \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_0               |    46|
|309   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0            |    45|
|310   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0             |    13|
|311   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_13    |     5|
|312   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_14                    |     6|
|313   |                \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized1_1               |    11|
|314   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1            |    10|
|315   |                    DUT                                                       |ltlib_v1_0_0_all_typeA                             |     8|
|316   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_12                    |     6|
|317   |                \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized3_2               |    88|
|318   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_6          |    87|
|319   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_7           |    23|
|320   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_8     |     5|
|321   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_9     |     5|
|322   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_10    |     5|
|323   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_11                    |     6|
|324   |                \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized3_3               |    88|
|325   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3            |    87|
|326   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2             |    23|
|327   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0       |     5|
|328   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_4     |     5|
|329   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_5     |     5|
|330   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                       |     6|
|331   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0         |   268|
|332   |      axi_dma                                                                 |axi_dma                                            |   874|
|333   |        axi_dma_rd_inst                                                       |axi_dma_rd                                         |   126|
|334   |        axi_dma_wr_inst                                                       |axi_dma_wr                                         |   748|
|335   |      fifo_inst_0                                                             |axis_async_fifo_adapter                            |   746|
|336   |        adapter_inst                                                          |axis_adapter                                       |   450|
|337   |        fifo_inst                                                             |axis_async_fifo                                    |   290|
|338   |      fifo_inst_1                                                             |axis_async_fifo_adapter__parameterized0            |   757|
|339   |        adapter_inst                                                          |axis_adapter__parameterized0                       |   431|
|340   |        fifo_inst                                                             |axis_async_fifo__parameterized0                    |   320|
|341   |    inst_TriggerMux                                                           |TriggerMux                                         |    40|
+------+------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:03 ; elapsed = 00:05:07 . Memory (MB): peak = 1142.258 ; gain = 793.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:04:46 . Memory (MB): peak = 1142.258 ; gain = 793.176
Synthesis Optimization Complete : Time (s): cpu = 00:05:03 ; elapsed = 00:05:07 . Memory (MB): peak = 1142.258 ; gain = 793.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 216 instances
  CFGLUT5 => SRLC32E: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
536 Infos, 272 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:10 ; elapsed = 00:05:14 . Memory (MB): peak = 1142.258 ; gain = 794.938
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/Adc3444_TCP_TriggerCh_0_0.dcp' has been generated.
