
// Library name: GATES
// Cell name: clinva_core
// View name: schematic
subckt clinva_core A C CN Q inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN0W=0.35u \
        GT_MN0L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP0W=0.35u \
        GT_MP0L=0.35u
    MN1 (net18 C inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN0 (Q A net18 inh_gnd) modn w=GT_MN0W l=GT_MN0L as=sx*(GT_MN0W) \
        ad=sx*(GT_MN0W) ps=2*sx+(GT_MN0W) pd=2*sx+(GT_MN0W) \
        nrd=lc/(GT_MN0W) nrs=lc/(GT_MN0W) ng=1
    MP1 (net10 CN inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L \
        as=sx*(GT_MP1W) ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) \
        pd=2*sx+(GT_MP1W) nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP0 (Q A net10 inh_vdd) modp w=GT_MP0W l=GT_MP0L as=sx*(GT_MP0W) \
        ad=sx*(GT_MP0W) ps=2*sx+(GT_MP0W) pd=2*sx+(GT_MP0W) \
        nrd=lc/(GT_MP0W) nrs=lc/(GT_MP0W) ng=1
ends clinva_core
// End of subcircuit definition.

// Library name: GATES
// Cell name: inv_core
// View name: schematic
subckt inv_core in out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MP1W=0.35u \
        GT_MP1L=0.35u
    MN1 (out in inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MP1 (out in inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
ends inv_core
// End of subcircuit definition.

// Library name: GATES
// Cell name: nand2_core
// View name: schematic
subckt nand2_core a b out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN1 (out a net13 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN2 (net13 b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP1 (out a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (out b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends nand2_core
// End of subcircuit definition.

// Library name: GATES
// Cell name: tgate_core
// View name: schematic
subckt tgate_core en ep in out inh_gnd inh_vdd
parameters GT_MP1W=0.35u GT_MP1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u
    MP1 (out ep in inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MN1 (out en in inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
ends tgate_core
// End of subcircuit definition.

// Library name: GATES
// Cell name: invb_core
// View name: schematic
subckt invb_core A Q inh_gnd inh_vdd
parameters GT_MP2W=0.35u GT_MP2L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=0.35u \
        GT_MN2L=0.35u
    MP2 (Q A inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MN2 (Q A inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
ends invb_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: DFC3
// View name: cmos_sch
subckt DFC3 C D Q QN RN inh_gnd inh_vdd
    I50 (D CN CI net48 inh_gnd inh_vdd) clinva_core GT_MN1W=1.00u \
        GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN0W=1.00u GT_MN0L=0.35u \
        GT_MP1W=1.60u GT_MP1L=0.35u GT_MP0W=1.60u GT_MP0L=0.35u
    I58 (net48 net63 inh_gnd inh_vdd) inv_core GT_MN1W=1.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=1.60u GT_MP1L=0.35u
    I59 (net57 Q inh_gnd inh_vdd) inv_core GT_MN1W=3.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=4.80u GT_MP1L=0.35u
    I60 (net55 QN inh_gnd inh_vdd) inv_core GT_MN1W=3.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=4.80u GT_MP1L=0.35u
    I61 (net57 net55 inh_gnd inh_vdd) inv_core GT_MN1W=1.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=1.60u GT_MP1L=0.35u
    I56 (RN net63 net47 inh_gnd inh_vdd) nand2_core GT_MN1W=2.00u \
        GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=2.00u GT_MN2L=0.35u \
        GT_MP1W=1.60u GT_MP1L=0.35u GT_MP2W=1.60u GT_MP2L=0.35u
    I57 (RN net40 net57 inh_gnd inh_vdd) nand2_core GT_MN1W=2.00u \
        GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=2.00u GT_MN2L=0.35u \
        GT_MP1W=1.60u GT_MP1L=0.35u GT_MP2W=1.60u GT_MP2L=0.35u
    I53 (CN CI net55 net40 inh_gnd inh_vdd) tgate_core GT_MP1W=1.00u \
        GT_MP1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=1.00u GT_MN1L=0.35u
    I54 (CI CN net47 net48 inh_gnd inh_vdd) tgate_core GT_MP1W=1.00u \
        GT_MP1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=1.00u GT_MN1L=0.35u
    I55 (CI CN net63 net40 inh_gnd inh_vdd) tgate_core GT_MP1W=1.00u \
        GT_MP1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=1.00u GT_MN1L=0.35u
    I52 (C CN inh_gnd inh_vdd) invb_core GT_MP2W=1.00u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=0.50u GT_MN2L=0.35u
    I51 (CN CI inh_gnd inh_vdd) invb_core GT_MP2W=0.80u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=0.40u GT_MN2L=0.35u
ends DFC3
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: INV3
// View name: cmos_sch
subckt INV3 A Q inh_gnd inh_vdd
    I3 (A Q inh_gnd inh_vdd) inv_core GT_MN1W=3.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=4.80u GT_MP1L=0.35u
ends INV3
// End of subcircuit definition.

// Library name: GATES
// Cell name: nand4_core
// View name: schematic
subckt nand4_core a b c d out inh_gnd inh_vdd
parameters GT_MN2W=0.35u GT_MN2L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u GT_MP2W=0.35u GT_MP2L=0.35u GT_MP4W=0.35u \
        GT_MP4L=0.35u
    MN2 (net35 b net27 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MN1 (out a net35 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (net27 c net23 inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN4 (net23 d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MP1 (out a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP3 (out c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP2 (out b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP4 (out d inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
ends nand4_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND41
// View name: cmos_sch
subckt NAND41 A B C D Q inh_gnd inh_vdd
    I3 (A B C D Q inh_gnd inh_vdd) nand4_core GT_MN2W=4.00u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=4.00u GT_MN1L=0.35u GT_MN3W=4.00u \
        GT_MN3L=0.35u GT_MN4W=4.00u GT_MN4L=0.35u GT_MP1W=1.60u \
        GT_MP1L=0.35u GT_MP3W=1.60u GT_MP3L=0.35u GT_MP2W=1.60u \
        GT_MP2L=0.35u GT_MP4W=1.60u GT_MP4L=0.35u
ends NAND41
// End of subcircuit definition.

// Library name: GATES
// Cell name: nand3_core
// View name: schematic
subckt nand3_core a b c out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN3W=0.35u \
        GT_MN3L=0.35u GT_MN2W=0.35u GT_MN2L=0.35u GT_MP1W=0.35u \
        GT_MP1L=0.35u GT_MP3W=0.35u GT_MP3L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN1 (out a net6 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (net10 c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN2 (net6 b net10 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP1 (out a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP3 (out c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP2 (out b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends nand3_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND31
// View name: cmos_sch
subckt NAND31 A B C Q inh_gnd inh_vdd
    I1 (A B C Q inh_gnd inh_vdd) nand3_core GT_MN1W=3.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN3W=3.00u GT_MN3L=0.35u GT_MN2W=3.00u \
        GT_MN2L=0.35u GT_MP1W=1.60u GT_MP1L=0.35u GT_MP3W=1.60u \
        GT_MP3L=0.35u GT_MP2W=1.60u GT_MP2L=0.35u
ends NAND31
// End of subcircuit definition.

// Library name: GATES
// Cell name: nor4_core
// View name: schematic
subckt nor4_core a b c d out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP3W=0.35u GT_MP3L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP4W=0.35u \
        GT_MP4L=0.35u
    MN1 (out a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN4 (out d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MN3 (out c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN2 (out b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP3 (net31 c net35 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP2 (net27 b net31 inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP1 (out a net27 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP4 (net35 d inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
ends nor4_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NOR40
// View name: cmos_sch
subckt NOR40 A B C D Q inh_gnd inh_vdd
    I3 (D C B A Q inh_gnd inh_vdd) nor4_core GT_MN1W=0.50u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN4W=0.50u GT_MN4L=0.35u GT_MN3W=0.50u \
        GT_MN3L=0.35u GT_MN2W=0.50u GT_MN2L=0.35u GT_MP3W=3.20u \
        GT_MP3L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP4W=3.20u GT_MP4L=0.35u
ends NOR40
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: INV2
// View name: cmos_sch
subckt INV2 A Q inh_gnd inh_vdd
    I3 (A Q inh_gnd inh_vdd) inv_core GT_MN1W=2.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MP1W=3.20u GT_MP1L=0.35u
ends INV2
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: CLKIN3
// View name: cmos_sch
subckt CLKIN3 A Q inh_gnd inh_vdd
    I3 (A Q inh_gnd inh_vdd) invb_core GT_MP2W=4.80u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=2.40u GT_MN2L=0.35u
ends CLKIN3
// End of subcircuit definition.

// Library name: GATES
// Cell name: nor2_core
// View name: schematic
subckt nor2_core a b out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN1 (out b inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN2 (out a inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP1 (out a net17 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net17 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends nor2_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NOR21
// View name: cmos_sch
subckt NOR21 A B Q inh_gnd inh_vdd
    I1 (B A Q inh_gnd inh_vdd) nor2_core GT_MN1W=1.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=1.00u GT_MN2L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u
ends NOR21
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND22
// View name: cmos_sch
subckt NAND22 A B Q inh_gnd inh_vdd
    I1 (A B Q inh_gnd inh_vdd) nand2_core GT_MN1W=4.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=4.00u GT_MN2L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u
ends NAND22
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: CLKIN2
// View name: cmos_sch
subckt CLKIN2 A Q inh_gnd inh_vdd
    I3 (A Q inh_gnd inh_vdd) invb_core GT_MP2W=3.20u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=1.60u GT_MN2L=0.35u
ends CLKIN2
// End of subcircuit definition.

// Library name: GATES
// Cell name: nor3_core
// View name: schematic
subckt nor3_core a b c out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN3W=0.35u \
        GT_MN3L=0.35u GT_MN2W=0.35u GT_MN2L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN1 (out a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (out c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN2 (out b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP3 (net18 c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP1 (out a net22 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net22 b net18 inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends nor3_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NOR31
// View name: cmos_sch
subckt NOR31 A B C Q inh_gnd inh_vdd
    I1 (A B C Q inh_gnd inh_vdd) nor3_core GT_MN1W=1.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN3W=1.00u GT_MN3L=0.35u GT_MN2W=1.00u \
        GT_MN2L=0.35u GT_MP3W=4.80u GT_MP3L=0.35u GT_MP1W=4.80u \
        GT_MP1L=0.35u GT_MP2W=4.80u GT_MP2L=0.35u
ends NOR31
// End of subcircuit definition.

// Library name: GATES
// Cell name: aoi21_core
// View name: schematic
subckt aoi21_core a b c out inh_gnd inh_vdd
parameters GT_MN2W=0.35u GT_MN2L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MP1W=0.35u \
        GT_MP1L=0.35u GT_MP2W=0.35u GT_MP2L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u
    MN2 (net14 b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MN1 (out a net14 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (out c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MP1 (net18 a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net18 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP3 (out c net18 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
ends aoi21_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: AOI211
// View name: cmos_sch
subckt AOI211 A B C Q inh_gnd inh_vdd
    I3 (A B C Q inh_gnd inh_vdd) aoi21_core GT_MN2W=2.00u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=2.00u GT_MN1L=0.35u GT_MN3W=1.00u \
        GT_MN3L=0.35u GT_MP1W=3.20u GT_MP1L=0.35u GT_MP2W=3.20u \
        GT_MP2L=0.35u GT_MP3W=3.20u GT_MP3L=0.35u
ends AOI211
// End of subcircuit definition.

// Library name: GATES
// Cell name: oai21_core
// View name: schematic
subckt oai21_core a b c out inh_gnd inh_vdd
parameters GT_MN2W=0.35u GT_MN2L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MP1W=0.35u \
        GT_MP1L=0.35u GT_MP3W=0.35u GT_MP3L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN2 (net10 b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MN1 (net10 a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (out c net10 inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MP1 (out a net26 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP3 (out c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP2 (net26 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends oai21_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: OAI212
// View name: cmos_sch
subckt OAI212 A B C Q inh_gnd inh_vdd
    I1 (B A C Q inh_gnd inh_vdd) oai21_core GT_MN2W=3.70u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=3.70u GT_MN1L=0.35u GT_MN3W=4.05u \
        GT_MN3L=0.35u GT_MP1W=6.40u GT_MP1L=0.35u GT_MP3W=3.25u \
        GT_MP3L=0.35u GT_MP2W=6.40u GT_MP2L=0.35u
ends OAI212
// End of subcircuit definition.

// Library name: GATES
// Cell name: aoi211_core
// View name: schematic
subckt aoi211_core a b c d out inh_gnd inh_vdd
parameters GT_MN4W=0.35u GT_MN4L=0.35u sx=8.5e-07 lc=5e-07 GT_MN3W=0.35u \
        GT_MN3L=0.35u GT_MN1W=0.35u GT_MN1L=0.35u GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP4W=0.35u \
        GT_MP4L=0.35u GT_MP2W=0.35u GT_MP2L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u
    MN4 (out d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MN3 (out c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN1 (out a net23 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN2 (net23 b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP1 (net7 a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP4 (out d net15 inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP2 (net7 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP3 (net15 c net7 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
ends aoi211_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: AOI2111
// View name: cmos_sch
subckt AOI2111 A B C D Q inh_gnd inh_vdd
    I2 (A B C D Q inh_gnd inh_vdd) aoi211_core GT_MN4W=1.00u GT_MN4L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN3W=1.00u GT_MN3L=0.35u GT_MN1W=2.00u \
        GT_MN1L=0.35u GT_MN2W=2.00u GT_MN2L=0.35u GT_MP1W=4.75u \
        GT_MP1L=0.35u GT_MP4W=4.75u GT_MP4L=0.35u GT_MP2W=4.75u \
        GT_MP2L=0.35u GT_MP3W=4.75u GT_MP3L=0.35u
ends AOI2111
// End of subcircuit definition.

// Library name: GATES
// Cell name: oai22_core
// View name: schematic
subckt oai22_core a b c d out inh_gnd inh_vdd
parameters GT_MN3W=0.35u GT_MN3L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u GT_MN4W=0.35u GT_MN4L=0.35u GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP4W=0.35u GT_MP4L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN3 (net27 c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN1 (out a net27 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN4 (net27 d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MN2 (out b net27 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP4 (net15 d inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP3 (out c net15 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP1 (out a net11 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net11 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends oai22_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: OAI222
// View name: cmos_sch
subckt OAI222 A B C D Q inh_gnd inh_vdd
    I1 (A B C D Q inh_gnd inh_vdd) oai22_core GT_MN3W=3.70u GT_MN3L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=4.05u GT_MN1L=0.35u GT_MN4W=3.65u \
        GT_MN4L=0.35u GT_MN2W=3.65u GT_MN2L=0.35u GT_MP4W=6.10u \
        GT_MP4L=0.35u GT_MP3W=6.45u GT_MP3L=0.35u GT_MP1W=6.35u \
        GT_MP1L=0.35u GT_MP2W=6.35u GT_MP2L=0.35u
ends OAI222
// End of subcircuit definition.

// Library name: GATES
// Cell name: oai31_core
// View name: schematic
subckt oai31_core a b c d out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MN7W=0.35u GT_MN7L=0.35u GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP4W=0.35u GT_MP4L=0.35u GT_MP1W=0.35u \
        GT_MP1L=0.35u GT_MP3W=0.35u GT_MP3L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN1 (net35 a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN4 (net35 b inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MN7 (net35 c inh_gnd inh_gnd) modn w=GT_MN7W l=GT_MN7L as=sx*(GT_MN7W) \
        ad=sx*(GT_MN7W) ps=2*sx+(GT_MN7W) pd=2*sx+(GT_MN7W) \
        nrd=lc/(GT_MN7W) nrs=lc/(GT_MN7W) ng=1
    MN2 (out d net35 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP4 (out d inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP1 (net7 a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP3 (out c net11 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP2 (net11 b net7 inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends oai31_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: OAI311
// View name: cmos_sch
subckt OAI311 A B C D Q inh_gnd inh_vdd
    I1 (A B C D Q inh_gnd inh_vdd) oai31_core GT_MN1W=2.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN4W=2.00u GT_MN4L=0.35u GT_MN7W=2.00u \
        GT_MN7L=0.35u GT_MN2W=2.00u GT_MN2L=0.35u GT_MP4W=1.60u \
        GT_MP4L=0.35u GT_MP1W=4.80u GT_MP1L=0.35u GT_MP3W=4.80u \
        GT_MP3L=0.35u GT_MP2W=4.80u GT_MP2L=0.35u
ends OAI311
// End of subcircuit definition.

// Library name: GATES
// Cell name: oai211_core
// View name: schematic
subckt oai211_core a b c d out inh_gnd inh_vdd
parameters GT_MN2W=0.35u GT_MN2L=0.35u sx=8.5e-07 lc=5e-07 GT_MN1W=0.35u \
        GT_MN1L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MP4W=0.35u GT_MP4L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u
    MN2 (out b net11 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MN1 (out a net11 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (net11 c net7 inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN4 (net7 d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MP4 (out d inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP2 (net27 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP1 (out a net27 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP3 (out c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
ends oai211_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: OAI2111
// View name: cmos_sch
subckt OAI2111 A B C D Q inh_gnd inh_vdd
    I1 (B A C D Q inh_gnd inh_vdd) oai211_core GT_MN2W=2.95u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=2.95u GT_MN1L=0.35u GT_MN3W=2.95u \
        GT_MN3L=0.35u GT_MN4W=2.95u GT_MN4L=0.35u GT_MP4W=1.60u \
        GT_MP4L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP3W=1.60u GT_MP3L=0.35u
ends OAI2111
// End of subcircuit definition.

// Library name: GATES
// Cell name: aoi22_core
// View name: schematic
subckt aoi22_core a b c d out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MN3W=0.35u GT_MN3L=0.35u GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u GT_MP4W=0.35u GT_MP4L=0.35u GT_MP3W=0.35u \
        GT_MP3L=0.35u
    MN1 (out a net15 inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN2 (net15 b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MN3 (out c net7 inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN4 (net7 d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MP1 (net23 a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net23 b inh_vdd inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
    MP4 (out d net23 inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP3 (out c net23 inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) \
        ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) \
        nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
ends aoi22_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: AOI221
// View name: cmos_sch
subckt AOI221 A B C D Q inh_gnd inh_vdd
    I2 (A B C D Q inh_gnd inh_vdd) aoi22_core GT_MN1W=2.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=2.00u GT_MN2L=0.35u GT_MN3W=2.00u \
        GT_MN3L=0.35u GT_MN4W=2.00u GT_MN4L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u GT_MP4W=3.20u \
        GT_MP4L=0.35u GT_MP3W=3.20u GT_MP3L=0.35u
ends AOI221
// End of subcircuit definition.

// Library name: GATES
// Cell name: aoi31_core
// View name: schematic
subckt aoi31_core a b c d out inh_gnd inh_vdd
parameters GT_MN3W=0.35u GT_MN3L=0.35u sx=8.5e-07 lc=5e-07 GT_MN4W=0.35u \
        GT_MN4L=0.35u GT_MN1W=0.35u GT_MN1L=0.35u GT_MN2W=0.35u \
        GT_MN2L=0.35u GT_MP7W=0.35u GT_MP7L=0.35u GT_MP4W=0.35u \
        GT_MP4L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u \
        GT_MP2L=0.35u
    MN3 (out c net23 inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) \
        ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) \
        nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN4 (out d inh_gnd inh_gnd) modn w=GT_MN4W l=GT_MN4L as=sx*(GT_MN4W) \
        ad=sx*(GT_MN4W) ps=2*sx+(GT_MN4W) pd=2*sx+(GT_MN4W) \
        nrd=lc/(GT_MN4W) nrs=lc/(GT_MN4W) ng=1
    MN1 (net27 a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) \
        ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) \
        nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN2 (net23 b net27 inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) \
        ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) \
        nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP7 (net7 c inh_vdd inh_vdd) modp w=GT_MP7W l=GT_MP7L as=sx*(GT_MP7W) \
        ad=sx*(GT_MP7W) ps=2*sx+(GT_MP7W) pd=2*sx+(GT_MP7W) \
        nrd=lc/(GT_MP7W) nrs=lc/(GT_MP7W) ng=1
    MP4 (net7 b inh_vdd inh_vdd) modp w=GT_MP4W l=GT_MP4L as=sx*(GT_MP4W) \
        ad=sx*(GT_MP4W) ps=2*sx+(GT_MP4W) pd=2*sx+(GT_MP4W) \
        nrd=lc/(GT_MP4W) nrs=lc/(GT_MP4W) ng=1
    MP1 (net7 a inh_vdd inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) \
        ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) \
        nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (out d net7 inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) \
        ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) \
        nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends aoi31_core
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: AOI311
// View name: cmos_sch
subckt AOI311 A B C D Q inh_gnd inh_vdd
    I2 (A B C D Q inh_gnd inh_vdd) aoi31_core GT_MN3W=3.05u GT_MN3L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN4W=1.00u GT_MN4L=0.35u GT_MN1W=3.05u \
        GT_MN1L=0.35u GT_MN2W=3.05u GT_MN2L=0.35u GT_MP7W=3.20u \
        GT_MP7L=0.35u GT_MP4W=3.20u GT_MP4L=0.35u GT_MP1W=3.20u \
        GT_MP1L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u
ends AOI311
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NOR22
// View name: cmos_sch
subckt NOR22 A B Q inh_gnd inh_vdd
    I1 (B A Q inh_gnd inh_vdd) nor2_core GT_MN1W=2.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=2.00u GT_MN2L=0.35u GT_MP1W=6.40u \
        GT_MP1L=0.35u GT_MP2W=6.40u GT_MP2L=0.35u
ends NOR22
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND23
// View name: cmos_sch
subckt NAND23 A B Q inh_gnd inh_vdd
    I1 (A B Q inh_gnd inh_vdd) nand2_core GT_MN1W=5.97u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=6.00u GT_MN2L=0.35u GT_MP1W=4.80u \
        GT_MP1L=0.35u GT_MP2W=4.80u GT_MP2L=0.35u
ends NAND23
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: XNR21
// View name: cmos_sch
subckt XNR21 A B Q inh_gnd inh_vdd
    I5 (B A net8 Q inh_gnd inh_vdd) oai21_core GT_MN2W=2.00u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=2.00u GT_MN1L=0.35u GT_MN3W=2.00u \
        GT_MN3L=0.35u GT_MP1W=3.20u GT_MP1L=0.35u GT_MP3W=1.60u \
        GT_MP3L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u
    I6 (B A net8 inh_gnd inh_vdd) nand2_core GT_MN1W=1.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=1.00u GT_MN2L=0.35u GT_MP1W=0.80u \
        GT_MP1L=0.35u GT_MP2W=0.80u GT_MP2L=0.35u
ends XNR21
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: CLKBU4
// View name: cmos_sch
subckt CLKBU4 A Q inh_gnd inh_vdd
    I5 (net5 Q inh_gnd inh_vdd) invb_core GT_MP2W=6.40u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=3.20u GT_MN2L=0.35u
    I6 (A net5 inh_gnd inh_vdd) invb_core GT_MP2W=1.60u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=0.80u GT_MN2L=0.35u
ends CLKBU4
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: OAI211
// View name: cmos_sch
subckt OAI211 A B C Q inh_gnd inh_vdd
    I1 (B A C Q inh_gnd inh_vdd) oai21_core GT_MN2W=2.00u GT_MN2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN1W=2.00u GT_MN1L=0.35u GT_MN3W=2.00u \
        GT_MN3L=0.35u GT_MP1W=3.20u GT_MP1L=0.35u GT_MP3W=1.60u \
        GT_MP3L=0.35u GT_MP2W=3.20u GT_MP2L=0.35u
ends OAI211
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: CLKBU2
// View name: cmos_sch
subckt CLKBU2 A Q inh_gnd inh_vdd
    I5 (net6 Q inh_gnd inh_vdd) invb_core GT_MP2W=3.20u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=1.60u GT_MN2L=0.35u
    I6 (A net6 inh_gnd inh_vdd) invb_core GT_MP2W=0.80u GT_MP2L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=0.40u GT_MN2L=0.35u
ends CLKBU2
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND24
// View name: cmos_sch
subckt NAND24 A B Q inh_gnd inh_vdd
    I1 (A B Q inh_gnd inh_vdd) nand2_core GT_MN1W=8.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=8.00u GT_MN2L=0.35u GT_MP1W=6.40u \
        GT_MP1L=0.35u GT_MP2W=6.40u GT_MP2L=0.35u
ends NAND24
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NOR23
// View name: cmos_sch
subckt NOR23 A B Q inh_gnd inh_vdd
    I1 (B A Q inh_gnd inh_vdd) nor2_core GT_MN1W=3.00u GT_MN1L=0.35u \
        sx=8.5e-07 lc=5e-07 GT_MN2W=3.00u GT_MN2L=0.35u GT_MP1W=9.60u \
        GT_MP1L=0.35u GT_MP2W=9.60u GT_MP2L=0.35u
ends NOR23
// End of subcircuit definition.

// Library name: SBox_AMS
// Cell name: sbox
// View name: schematic
subckt sbox m_7 m_6 m_5 m_4 m_3 m_2 m_1 m_0 k_7 k_6 k_5 k_4 k_3 k_2 k_1 \
        k_0 c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0 clk rst inh_gnd inh_vdd
    reg_reg\[7\] (clk n_589 c_7 UNCONNECTED6 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[6\] (clk n_667 c_6 UNCONNECTED5 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[1\] (clk n_615 c_1 UNCONNECTED4 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[5\] (clk n_619 c_5 UNCONNECTED3 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[4\] (clk n_622 c_4 UNCONNECTED2 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[3\] (clk n_623 c_3 UNCONNECTED1 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[2\] (clk n_625 c_2 UNCONNECTED0 n_626 inh_gnd inh_vdd) DFC3
    reg_reg\[0\] (clk n_628 c_0 UNCONNECTED n_626 inh_gnd inh_vdd) DFC3
    g50774 (n_69 n_70 inh_gnd inh_vdd) INV3
    g50961 (n_368 n_311 inh_gnd inh_vdd) INV3
    g50987 (n_147 n_180 inh_gnd inh_vdd) INV3
    g50999 (n_84 n_117 inh_gnd inh_vdd) INV3
    g50775 (n_46 n_47 inh_gnd inh_vdd) INV3
    g50661 (n_190 n_191 inh_gnd inh_vdd) INV3
    g50933 (n_83 n_154 inh_gnd inh_vdd) INV3
    g50911 (n_359 n_119 inh_gnd inh_vdd) INV3
    g50909 (n_318 n_48 inh_gnd inh_vdd) INV3
    g50962 (n_456 n_257 inh_gnd inh_vdd) INV3
    g51014 (FE_OFN0_n_132 n_81 inh_gnd inh_vdd) INV3
    g50963 (n_363 n_327 inh_gnd inh_vdd) INV3
    g50964 (n_353 n_276 inh_gnd inh_vdd) INV3
    g50975 (n_393 n_325 inh_gnd inh_vdd) INV3
    g50901 (n_55 n_179 inh_gnd inh_vdd) INV3
    g50720 (n_72 n_73 inh_gnd inh_vdd) INV3
    g50939 (n_57 n_224 inh_gnd inh_vdd) INV3
    g50903 (n_153 n_296 inh_gnd inh_vdd) INV3
    g50908 (n_194 n_79 inh_gnd inh_vdd) INV3
    g50940 (n_209 n_172 inh_gnd inh_vdd) INV3
    g50985 (n_24 n_27 inh_gnd inh_vdd) INV3
    g50998 (n_28 n_31 inh_gnd inh_vdd) INV3
    g50943 (n_293 n_249 inh_gnd inh_vdd) INV3
    g50941 (n_239 n_216 inh_gnd inh_vdd) INV3
    g50936 (n_207 n_212 inh_gnd inh_vdd) INV3
    g50459 (n_533 n_544 inh_gnd inh_vdd) INV3
    g50634 (n_297 n_441 inh_gnd inh_vdd) INV3
    g50603 (n_245 n_542 inh_gnd inh_vdd) INV3
    g50601 (n_292 n_492 inh_gnd inh_vdd) INV3
    g50501 (n_438 n_444 inh_gnd inh_vdd) INV3
    g50834 (n_87 n_88 inh_gnd inh_vdd) INV3
    g50528 (n_390 n_403 inh_gnd inh_vdd) INV3
    g50667 (n_448 n_123 inh_gnd inh_vdd) INV3
    g50665 (n_600 n_227 inh_gnd inh_vdd) INV3
    g50631 (n_236 n_286 inh_gnd inh_vdd) INV3
    g50509 (n_437 n_439 inh_gnd inh_vdd) INV3
    g50604 (n_246 n_561 inh_gnd inh_vdd) INV3
    g50669 (n_220 n_460 inh_gnd inh_vdd) INV3
    g50416 (n_579 n_584 inh_gnd inh_vdd) INV3
    g50396 (n_609 n_613 inh_gnd inh_vdd) INV3
    g50435__7118 (n_548 n_520 n_247 n_305 n_559 inh_gnd inh_vdd) NAND41
    g50540__7675 (n_268 n_130 n_349 n_183 n_350 inh_gnd inh_vdd) NAND41
    g50536__1309 (n_381 n_238 n_408 n_110 n_409 inh_gnd inh_vdd) NAND41
    g50460__9906 (n_519 n_593 n_532 n_162 n_533 inh_gnd inh_vdd) NAND41
    g50440__8757 (n_546 n_369 n_240 n_73 n_558 inh_gnd inh_vdd) NAND41
    g50426__9682 (n_560 n_542 n_71 n_321 n_568 inh_gnd inh_vdd) NAND41
    g50462__7118 (n_490 n_332 n_389 n_399 n_511 inh_gnd inh_vdd) NAND41
    g50530__2391 (n_375 n_404 n_191 n_243 n_405 inh_gnd inh_vdd) NAND41
    g50439__1857 (n_565 n_230 n_388 n_410 n_580 inh_gnd inh_vdd) NAND41
    g50417__1840 (n_567 n_479 n_90 n_387 n_583 inh_gnd inh_vdd) NAND41
    g50531__7114 (n_354 n_389 n_388 n_387 n_390 inh_gnd inh_vdd) NAND41
    g50493__9682 (n_450 n_464 n_366 n_178 n_465 inh_gnd inh_vdd) NAND41
    g50532__5266 (n_352 n_385 n_384 n_124 n_386 inh_gnd inh_vdd) NAND41
    g50562__2900 (n_305 n_304 n_303 n_306 n_574 inh_gnd inh_vdd) NAND41
    g50485__4296 (n_457 n_365 n_232 n_304 n_476 inh_gnd inh_vdd) NAND41
    g50449__7344 (n_527 n_167 n_115 n_113 n_545 inh_gnd inh_vdd) NAND41
    g50461__1309 (n_506 n_520 n_470 n_175 n_521 inh_gnd inh_vdd) NAND41
    g50454__3772 (n_517 n_373 n_316 n_171 n_528 inh_gnd inh_vdd) NAND41
    g50519__9682 (n_383 n_134 n_412 n_306 n_413 inh_gnd inh_vdd) NAND41
    g50483__9906 (n_463 n_394 n_203 n_131 n_478 inh_gnd inh_vdd) NAND41
    g50423__5019 (n_570 n_471 n_404 n_507 n_582 inh_gnd inh_vdd) NAND41
    g50445__2703 (n_529 n_261 n_193 n_173 n_547 inh_gnd inh_vdd) NAND41
    g50421__1786 (n_591 n_484 n_571 n_118 n_605 inh_gnd inh_vdd) NAND41
    g50488__1474 (n_454 n_471 n_470 n_295 n_472 inh_gnd inh_vdd) NAND41
    g50504__5953 (n_429 n_446 n_445 n_592 n_447 inh_gnd inh_vdd) NAND41
    g50468__1786 (n_488 n_408 n_507 n_229 n_508 inh_gnd inh_vdd) NAND41
    g50443__1840 (n_526 n_464 n_542 n_541 n_543 inh_gnd inh_vdd) NAND41
    g50425__3772 (n_564 n_572 n_571 n_217 n_573 inh_gnd inh_vdd) NAND41
    g50399__1474 (n_616 n_446 n_592 n_572 n_624 inh_gnd inh_vdd) NAND41
    g50515__8780 (n_403 n_446 n_445 n_571 n_420 inh_gnd inh_vdd) NAND41
    g50407__5266 (n_584 n_593 n_436 n_532 n_597 inh_gnd inh_vdd) NAND41
    g50419__6083 (n_577 n_593 n_445 n_592 n_594 inh_gnd inh_vdd) NAND41
    g50511__2250 (n_417 n_436 n_492 n_435 n_437 inh_gnd inh_vdd) NAND41
    g50499__2391 (n_439 n_491 n_588 n_549 n_455 inh_gnd inh_vdd) NAND41
    g50393__1309 (n_607 n_618 n_588 n_617 n_619 inh_gnd inh_vdd) NAND41
    g50391__9682 (n_610 n_608 n_621 n_614 n_622 inh_gnd inh_vdd) NAND41
    g50503__5703 (n_422 n_442 n_441 n_401 n_443 inh_gnd inh_vdd) NAND41
    g50429__2391 (n_552 n_442 n_561 n_491 n_562 inh_gnd inh_vdd) NAND41
    g50534__7675 (n_371 n_298 n_441 n_401 n_402 inh_gnd inh_vdd) NAND41
    g50385__8780 (n_627 n_530 n_460 n_617 n_628 inh_gnd inh_vdd) NAND41
    g50402__2391 (n_599 n_214 n_80 n_538 n_612 inh_gnd inh_vdd) NAND41
    g50446__5019 (n_524 n_412 n_539 n_538 n_540 inh_gnd inh_vdd) NAND41
    g50388__3772 (n_620 n_561 n_492 n_441 n_625 inh_gnd inh_vdd) NAND41
    g50442__2250 (n_537 n_384 n_618 n_549 n_550 inh_gnd inh_vdd) NAND41
    g50397__7118 (n_598 n_608 n_539 n_614 n_609 inh_gnd inh_vdd) NAND41
    g50390__4547 (n_613 n_618 n_621 n_549 n_623 inh_gnd inh_vdd) NAND41
    g50672__2250 (n_339 n_222 n_77 n_122 inh_gnd inh_vdd) NAND31
    g50508__7114 (n_432 n_396 n_385 n_440 inh_gnd inh_vdd) NAND31
    g50524__6877 (n_392 n_541 n_38 n_407 inh_gnd inh_vdd) NAND31
    g50481__7344 (n_477 n_345 n_349 n_486 inh_gnd inh_vdd) NAND31
    g50526__2900 (n_382 n_310 n_538 n_406 inh_gnd inh_vdd) NAND31
    g51042__6877 (n_664 n_449 n_479 n_665 inh_gnd inh_vdd) NAND31
    g50529__2683 (n_398 n_410 n_123 n_411 inh_gnd inh_vdd) NAND31
    g50465__8757 (n_497 n_509 n_578 n_510 inh_gnd inh_vdd) NAND31
    g50497__1309 (n_452 n_509 n_460 n_461 inh_gnd inh_vdd) NAND31
    g50411__2250 (n_587 n_322 n_435 n_596 inh_gnd inh_vdd) NAND31
    g51044__2391 (n_666 n_662 n_578 n_667 inh_gnd inh_vdd) NAND31
    g50477__6083 (n_483 n_492 n_491 n_493 inh_gnd inh_vdd) NAND31
    g50437__1309 (n_557 n_541 n_174 n_566 inh_gnd inh_vdd) NAND31
    g50413__5795 (n_575 n_621 n_588 n_589 inh_gnd inh_vdd) NAND31
    g50418__9906 (n_569 n_509 n_578 n_579 inh_gnd inh_vdd) NAND31
    g50444__6083 (n_72 n_378 n_280 n_528 n_548 inh_gnd inh_vdd) NOR40
    g50427__2683 (n_553 n_50 n_391 n_559 n_567 inh_gnd inh_vdd) NOR40
    g50567__9906 (n_210 n_293 n_209 n_128 n_211 inh_gnd inh_vdd) NOR40
    g50500__7675 (n_169 n_272 n_329 n_440 n_454 inh_gnd inh_vdd) NOR40
    g50542__1786 (n_127 n_326 n_313 n_395 n_396 inh_gnd inh_vdd) NOR40
    g50527__5703 (n_125 n_299 n_391 n_350 n_392 inh_gnd inh_vdd) NOR40
    g50541__7344 (n_205 n_181 n_374 n_330 n_375 inh_gnd inh_vdd) NOR40
    g50467__7675 (n_204 n_340 n_574 n_493 n_513 inh_gnd inh_vdd) NOR40
    g50590__9906 (n_209 n_318 n_308 n_287 n_315 inh_gnd inh_vdd) NOR40
    g50456__2683 (n_606 n_603 n_522 n_510 n_523 inh_gnd inh_vdd) NOR40
    g50553__7118 (n_309 n_347 n_307 n_346 n_348 inh_gnd inh_vdd) NOR40
    g50433__2900 (n_74 n_467 n_563 n_550 n_564 inh_gnd inh_vdd) NOR40
    g50533__2250 (n_151 n_190 n_360 n_351 n_383 inh_gnd inh_vdd) NOR40
    g50583__7114 (n_336 n_335 n_334 n_333 n_337 inh_gnd inh_vdd) NOR40
    g50505__7118 (n_451 n_188 n_473 n_433 n_452 inh_gnd inh_vdd) NOR40
    g50523__5019 (n_355 n_426 n_425 n_409 n_427 inh_gnd inh_vdd) NOR40
    g50452__4547 (n_395 n_525 n_425 n_511 n_526 inh_gnd inh_vdd) NOR40
    g50475__2703 (n_116 n_489 n_397 n_476 n_490 inh_gnd inh_vdd) NOR40
    g50486__3772 (n_474 n_473 n_426 n_459 n_475 inh_gnd inh_vdd) NOR40
    g50469__7114 (n_112 n_499 n_498 n_485 n_500 inh_gnd inh_vdd) NOR40
    g50447__6877 (n_91 n_489 n_166 n_555 n_565 inh_gnd inh_vdd) NOR40
    g50538__5795 (n_378 n_377 n_376 n_328 n_379 inh_gnd inh_vdd) NOR40
    g50434__7675 (n_505 n_231 n_525 n_547 n_560 inh_gnd inh_vdd) NOR40
    g50516__9906 (n_263 n_356 n_421 n_405 n_422 inh_gnd inh_vdd) NOR40
    g50552__1309 (n_66 n_357 n_356 n_355 n_358 inh_gnd inh_vdd) NOR40
    g50592__8780 (n_207 n_267 n_209 n_333 n_208 inh_gnd inh_vdd) NOR40
    g50549__2900 (n_149 n_114 n_279 n_270 n_352 inh_gnd inh_vdd) NOR40
    g50518__4547 (n_415 n_414 n_324 n_386 n_416 inh_gnd inh_vdd) NOR40
    g50498__1786 (n_218 n_448 n_273 n_431 n_449 inh_gnd inh_vdd) NOR40
    g50480__5703 (n_202 n_233 n_501 n_481 n_502 inh_gnd inh_vdd) NOR40
    g50470__6877 (n_468 n_518 n_423 n_512 n_519 inh_gnd inh_vdd) NOR40
    g50517__1840 (n_428 n_495 n_155 n_411 n_429 inh_gnd inh_vdd) NOR40
    g50472__5266 (n_176 n_496 n_495 n_665 n_497 inh_gnd inh_vdd) NOR40
    g50405__7114 (n_138 n_482 n_245 n_583 n_598 inh_gnd inh_vdd) NOR40
    g50506__1857 (n_415 n_576 n_423 n_407 n_424 inh_gnd inh_vdd) NOR40
    g50471__5953 (n_505 n_501 n_504 n_486 n_506 inh_gnd inh_vdd) NOR40
    g50458__1474 (n_228 n_258 n_160 n_514 n_527 inh_gnd inh_vdd) NOR40
    g50412__5703 (n_474 n_376 n_590 n_582 n_599 inh_gnd inh_vdd) NOR40
    g50432__1474 (n_357 n_262 n_504 n_558 n_570 inh_gnd inh_vdd) NOR40
    g50453__4296 (n_282 n_221 n_286 n_515 n_529 inh_gnd inh_vdd) NOR40
    g50430__2703 (n_451 n_563 n_590 n_580 n_591 inh_gnd inh_vdd) NOR40
    g50476__5795 (n_487 n_586 n_92 n_472 n_488 inh_gnd inh_vdd) NOR40
    g50491__2683 (n_462 n_170 n_413 n_447 n_463 inh_gnd inh_vdd) NOR40
    g50422__4547 (n_518 n_496 n_111 n_556 n_569 inh_gnd inh_vdd) NOR40
    g50436__7114 (n_448 n_85 n_553 n_543 n_554 inh_gnd inh_vdd) NOR40
    g50428__8780 (n_97 n_495 n_576 n_566 n_577 inh_gnd inh_vdd) NOR40
    g50414__7344 (n_586 n_516 n_585 n_568 n_587 inh_gnd inh_vdd) NOR40
    g50404__5953 (n_603 n_522 n_602 n_594 n_604 inh_gnd inh_vdd) NOR40
    g50400__8757 (n_606 n_603 n_574 n_596 n_607 inh_gnd inh_vdd) NOR40
    g50395__7675 (n_600 n_606 n_602 n_597 n_610 inh_gnd inh_vdd) NOR40
    g50546__1857 (n_474 n_285 n_421 n_370 n_371 inh_gnd inh_vdd) NOR40
    g50455__9682 (n_421 n_370 n_374 n_508 n_524 inh_gnd inh_vdd) NOR40
    g50392__4296 (n_246 n_341 n_498 n_624 n_627 inh_gnd inh_vdd) NOR40
    g50522__3772 (n_277 n_534 n_498 n_402 n_418 inh_gnd inh_vdd) NOR40
    g50474__2250 (n_473 n_535 n_499 n_478 n_494 inh_gnd inh_vdd) NOR40
    g50438__5266 (n_462 n_499 n_551 n_540 n_552 inh_gnd inh_vdd) NOR40
    g50520__4296 (n_553 n_482 n_585 n_400 n_419 inh_gnd inh_vdd) NOR40
    g50484__5019 (n_201 n_482 n_551 n_465 n_483 inh_gnd inh_vdd) NOR40
    g50410__6877 (n_281 n_586 n_585 n_605 n_616 inh_gnd inh_vdd) NOR40
    g50394__2683 (n_302 n_535 n_551 n_612 n_620 inh_gnd inh_vdd) NOR40
    g50463__2900 (n_536 n_220 n_516 n_503 n_517 inh_gnd inh_vdd) NOR40
    g50451__1857 (n_536 n_535 n_534 n_521 n_537 inh_gnd inh_vdd) NOR40
    g50441__1786 (n_487 n_189 n_260 n_545 n_557 inh_gnd inh_vdd) NOR40
    g50420__4296 (n_536 n_534 n_574 n_562 n_575 inh_gnd inh_vdd) NOR40
    g50932 (n_108 n_139 inh_gnd inh_vdd) INV2
    g50773 (n_58 n_59 inh_gnd inh_vdd) INV2
    g50910 (n_148 n_64 inh_gnd inh_vdd) INV2
    g50906 (n_300 n_40 inh_gnd inh_vdd) INV2
    g50995 (n_14 n_15 inh_gnd inh_vdd) INV2
    g51011 (n_0 n_5 inh_gnd inh_vdd) INV2
    g51012 (n_1 n_7 inh_gnd inh_vdd) INV2
    g51013 (n_2 n_4 inh_gnd inh_vdd) INV2
    g51006 (n_18 n_13 inh_gnd inh_vdd) INV2
    g50931 (n_380 n_75 inh_gnd inh_vdd) INV2
    g50833 (n_135 n_136 inh_gnd inh_vdd) INV2
    g50778 (n_287 n_163 inh_gnd inh_vdd) INV2
    g50839 (n_356 n_134 inh_gnd inh_vdd) INV2
    g50780 (n_99 n_283 inh_gnd inh_vdd) INV2
    g50850 (n_289 n_219 inh_gnd inh_vdd) INV2
    g50848 (n_307 n_142 inh_gnd inh_vdd) INV2
    g50635 (n_170 n_530 inh_gnd inh_vdd) INV2
    g50847 (n_118 n_74 inh_gnd inh_vdd) INV2
    g50782 (n_278 n_103 inh_gnd inh_vdd) INV2
    g50563 (n_331 n_332 inh_gnd inh_vdd) INV2
    g50714 (n_115 n_116 inh_gnd inh_vdd) INV2
    g50838 (n_479 n_85 inh_gnd inh_vdd) INV2
    g50772 (n_105 n_106 inh_gnd inh_vdd) INV2
    g50844 (n_100 n_90 inh_gnd inh_vdd) INV2
    g50846 (n_95 n_89 inh_gnd inh_vdd) INV2
    g50632 (n_202 n_203 inh_gnd inh_vdd) INV2
    g50663 (n_228 n_229 inh_gnd inh_vdd) INV2
    g50725 (n_462 n_298 inh_gnd inh_vdd) INV2
    g50849 (n_277 n_617 inh_gnd inh_vdd) INV2
    g50664 (n_384 n_189 inh_gnd inh_vdd) INV2
    g50836 (n_321 n_50 inh_gnd inh_vdd) CLKIN3
    g50582 (n_266 n_426 inh_gnd inh_vdd) CLKIN3
    g50784 (n_37 n_265 inh_gnd inh_vdd) CLKIN3
    g50845 (n_54 n_263 inh_gnd inh_vdd) CLKIN3
    g50938 (n_223 n_36 inh_gnd inh_vdd) CLKIN3
    g50973 (n_458 n_264 inh_gnd inh_vdd) CLKIN3
    g50713 (n_167 n_168 inh_gnd inh_vdd) CLKIN3
    g50905 (n_159 n_53 inh_gnd inh_vdd) CLKIN3
    g50988 (n_93 n_152 inh_gnd inh_vdd) CLKIN3
    g50974 (n_342 n_237 inh_gnd inh_vdd) CLKIN3
    g50976 (n_284 n_317 inh_gnd inh_vdd) CLKIN3
    g50904 (n_51 n_56 inh_gnd inh_vdd) CLKIN3
    g50900 (n_35 n_336 inh_gnd inh_vdd) CLKIN3
    g50907 (n_196 n_101 inh_gnd inh_vdd) CLKIN3
    g50937 (n_215 n_210 inh_gnd inh_vdd) CLKIN3
    g50996 (n_11 n_12 inh_gnd inh_vdd) CLKIN3
    g50944 (n_94 n_267 inh_gnd inh_vdd) CLKIN3
    g50912 (n_121 n_41 inh_gnd inh_vdd) CLKIN3
    g50934 (n_77 n_344 inh_gnd inh_vdd) CLKIN3
    g50986 (n_30 n_23 inh_gnd inh_vdd) CLKIN3
    g50997 (n_22 n_25 inh_gnd inh_vdd) CLKIN3
    g50935 (n_61 n_129 inh_gnd inh_vdd) CLKIN3
    g50929 (n_49 n_199 inh_gnd inh_vdd) CLKIN3
    g50942 (n_339 n_150 inh_gnd inh_vdd) CLKIN3
    g50717 (n_109 n_397 inh_gnd inh_vdd) CLKIN3
    g50466 (n_513 n_514 inh_gnd inh_vdd) CLKIN3
    g50599 (n_301 n_501 inh_gnd inh_vdd) CLKIN3
    g50777 (n_38 n_97 inh_gnd inh_vdd) CLKIN3
    g50630 (n_290 n_323 inh_gnd inh_vdd) CLKIN3
    g50633 (n_532 n_324 inh_gnd inh_vdd) CLKIN3
    g50721 (n_113 n_114 inh_gnd inh_vdd) CLKIN3
    g50843 (n_217 n_176 inh_gnd inh_vdd) CLKIN3
    g50580 (n_337 n_362 inh_gnd inh_vdd) CLKIN3
    g50842 (n_80 n_151 inh_gnd inh_vdd) CLKIN3
    g50521 (n_427 n_433 inh_gnd inh_vdd) CLKIN3
    g50548 (n_358 n_498 inh_gnd inh_vdd) CLKIN3
    g50557 (n_361 n_395 inh_gnd inh_vdd) CLKIN3
    g50581 (n_208 n_269 inh_gnd inh_vdd) CLKIN3
    g50629 (n_200 n_270 inh_gnd inh_vdd) CLKIN3
    g50716 (n_232 n_233 inh_gnd inh_vdd) CLKIN3
    g50479 (n_502 n_512 inh_gnd inh_vdd) CLKIN3
    g50602 (n_322 n_414 inh_gnd inh_vdd) CLKIN3
    g50668 (n_226 n_473 inh_gnd inh_vdd) CLKIN3
    g50473 (n_494 n_503 inh_gnd inh_vdd) CLKIN3
    g50687__5703 (n_257 n_70 n_391 inh_gnd inh_vdd) NOR21
    g50880__4296 (n_79 n_327 n_553 inh_gnd inh_vdd) NOR21
    g50566__1857 (n_133 n_273 n_274 inh_gnd inh_vdd) NOR21
    g50853__9906 (n_36 n_108 n_86 inh_gnd inh_vdd) NOR21
    g50886__7344 (n_327 n_48 n_100 inh_gnd inh_vdd) NOR21
    g50855__5703 (n_51 n_327 n_32 inh_gnd inh_vdd) NOR21
    g50804__7675 (n_359 n_83 n_250 inh_gnd inh_vdd) NOR21
    g50831__9906 (n_300 n_318 n_37 inh_gnd inh_vdd) NOR21
    g50830__3772 (n_101 n_53 n_96 inh_gnd inh_vdd) NOR21
    g50684__5266 (n_284 n_59 n_590 inh_gnd inh_vdd) NOR21
    g50802__2250 (n_284 n_39 n_46 inh_gnd inh_vdd) NOR21
    g50820__3772 (n_39 n_342 n_302 inh_gnd inh_vdd) NOR21
    g50712__5953 (n_342 n_37 n_421 inh_gnd inh_vdd) NOR21
    g50874__2703 (n_48 n_325 n_586 inh_gnd inh_vdd) NOR21
    g50788__5953 (n_56 n_53 n_67 inh_gnd inh_vdd) NOR21
    g50806__7114 (n_51 n_342 n_282 inh_gnd inh_vdd) NOR21
    g50798__2703 (n_276 n_35 n_149 inh_gnd inh_vdd) NOR21
    g50862__2900 (n_327 n_223 n_87 inh_gnd inh_vdd) NOR21
    g50879__8780 (n_244 n_276 n_563 inh_gnd inh_vdd) NOR21
    g50827__1309 (n_194 n_153 n_126 inh_gnd inh_vdd) NOR21
    g50670__1309 (n_300 n_186 n_187 inh_gnd inh_vdd) NOR21
    g50790__8780 (n_2 n_39 n_82 inh_gnd inh_vdd) NOR21
    g50795__1786 (n_16 n_49 n_98 inh_gnd inh_vdd) NOR21
    g50979__7344 (n_18 n_15 n_33 inh_gnd inh_vdd) NOR21
    g50675__7675 (n_344 n_186 n_177 inh_gnd inh_vdd) NOR21
    g50991__7344 (n_6 n_0 n_24 inh_gnd inh_vdd) NOR21
    g50989__1840 (n_8 n_1 n_10 inh_gnd inh_vdd) NOR21
    g51004__2250 (n_6 n_5 n_28 inh_gnd inh_vdd) NOR21
    g51000__5953 (n_7 n_8 n_14 inh_gnd inh_vdd) NOR21
    g50968__8757 (n_18 n_9 n_17 inh_gnd inh_vdd) NOR21
    g50966__2900 (n_13 n_9 n_20 inh_gnd inh_vdd) NOR21
    g50980__2683 (n_18 n_11 n_26 inh_gnd inh_vdd) NOR21
    g50916__8757 (n_30 n_21 n_55 inh_gnd inh_vdd) NOR21
    g50823__9906 (n_458 n_222 n_428 inh_gnd inh_vdd) NOR21
    g50864__2391 (n_458 n_61 n_107 inh_gnd inh_vdd) NOR21
    g50794__2900 (n_300 n_207 n_158 inh_gnd inh_vdd) NOR21
    g50792__1309 (n_55 n_239 n_255 inh_gnd inh_vdd) NOR21
    g50883__7114 (n_458 n_215 n_467 inh_gnd inh_vdd) NOR21
    g50896__3772 (n_117 n_212 n_277 inh_gnd inh_vdd) NOR21
    g50671__6877 (n_184 n_288 n_185 inh_gnd inh_vdd) NOR21
    g50805__5703 (n_180 n_139 n_221 inh_gnd inh_vdd) NOR21
    g50689__2250 (n_221 n_107 n_388 inh_gnd inh_vdd) NOR21
    g50575__2391 (n_302 n_197 n_442 inh_gnd inh_vdd) NOR21
    g50807__1786 (n_108 n_359 n_271 inh_gnd inh_vdd) NOR21
    g50786__6877 (n_359 n_267 n_102 inh_gnd inh_vdd) NOR21
    g50876__7114 (n_342 n_249 n_356 inh_gnd inh_vdd) NOR21
    g50822__1840 (n_276 n_121 n_496 inh_gnd inh_vdd) NOR21
    g50814__5019 (n_300 n_267 n_338 inh_gnd inh_vdd) NOR21
    g50821__5019 (n_309 n_267 n_156 inh_gnd inh_vdd) NOR21
    g50858__4547 (n_458 n_94 n_146 inh_gnd inh_vdd) NOR21
    g50819__2250 (n_222 n_325 n_518 inh_gnd inh_vdd) NOR21
    g50815__1857 (n_257 n_222 n_487 inh_gnd inh_vdd) NOR21
    g50873__8757 (n_101 n_108 n_312 inh_gnd inh_vdd) NOR21
    g50866__1474 (n_83 n_108 n_143 inh_gnd inh_vdd) NOR21
    g50860__4296 (n_380 n_239 n_253 inh_gnd inh_vdd) NOR21
    g50852__1786 (n_344 n_209 n_141 inh_gnd inh_vdd) NOR21
    g50861__3772 (n_380 n_129 n_145 inh_gnd inh_vdd) NOR21
    g50699__7675 (n_325 n_145 n_600 inh_gnd inh_vdd) NOR21
    g50816__5795 (n_336 n_209 n_248 inh_gnd inh_vdd) NOR21
    g50697__8757 (n_342 n_143 n_534 inh_gnd inh_vdd) NOR21
    g50887__5703 (n_77 n_284 n_451 inh_gnd inh_vdd) NOR21
    g50709__2250 (n_342 n_96 n_474 inh_gnd inh_vdd) NOR21
    g50889__2250 (n_77 n_325 n_468 inh_gnd inh_vdd) NOR21
    g50525__1474 (n_516 n_406 n_417 inh_gnd inh_vdd) NOR21
    g50695__7114 (n_98 n_87 n_247 inh_gnd inh_vdd) NOR21
    g50867__1786 (n_180 n_154 n_218 inh_gnd inh_vdd) NOR21
    g50888__8780 (n_284 n_154 n_281 inh_gnd inh_vdd) NOR21
    g50894__2703 (n_77 n_342 n_536 inh_gnd inh_vdd) NOR21
    g50707__7344 (n_284 n_158 n_220 inh_gnd inh_vdd) NOR21
    g50698__7118 (n_327 n_89 n_482 inh_gnd inh_vdd) NOR21
    g50700__2900 (n_467 n_146 n_445 inh_gnd inh_vdd) NOR21
    g50705__5266 (n_276 n_126 n_448 inh_gnd inh_vdd) NOR21
    g50510__2703 (n_522 n_420 n_432 inh_gnd inh_vdd) NOR21
    g50706__5953 (n_281 n_302 n_226 inh_gnd inh_vdd) NOR21
    g50797__1857 (n_148 n_456 n_131 inh_gnd inh_vdd) NAND22
    g50556__7344 (n_274 n_321 n_602 inh_gnd inh_vdd) NAND22
    g50871__1474 (n_148 n_368 n_539 inh_gnd inh_vdd) NAND22
    g50851__1309 (n_223 n_296 n_43 inh_gnd inh_vdd) NAND22
    g50686__1840 (n_47 n_120 n_190 inh_gnd inh_vdd) NAND22
    g50826__2900 (n_39 n_35 n_308 inh_gnd inh_vdd) NAND22
    g50710__6083 (n_308 n_393 n_541 inh_gnd inh_vdd) NAND22
    g50785__6877 (n_223 n_179 n_42 inh_gnd inh_vdd) NAND22
    g50812__5019 (n_55 n_152 n_120 inh_gnd inh_vdd) NAND22
    g50811__4547 (n_55 n_237 n_306 inh_gnd inh_vdd) NAND22
    g50870__9682 (n_393 n_148 n_321 inh_gnd inh_vdd) NAND22
    g50825__2683 (n_148 n_353 n_571 inh_gnd inh_vdd) NAND22
    g50828__6877 (n_363 n_300 n_618 inh_gnd inh_vdd) NAND22
    g50890__7114 (n_57 n_317 n_54 inh_gnd inh_vdd) NAND22
    g50801__7118 (n_223 n_40 n_69 inh_gnd inh_vdd) NAND22
    g50810__5266 (n_353 n_56 n_387 inh_gnd inh_vdd) NAND22
    g50789__5703 (n_51 n_64 n_198 inh_gnd inh_vdd) NAND22
    g50897__2391 (n_363 n_153 n_549 inh_gnd inh_vdd) NAND22
    g50875__1474 (n_57 n_353 n_479 inh_gnd inh_vdd) NAND22
    g50872__6083 (n_353 n_101 n_174 inh_gnd inh_vdd) NAND22
    g50892__9906 (n_101 n_264 n_118 inh_gnd inh_vdd) NAND22
    g50799__5795 (n_119 n_244 n_58 inh_gnd inh_vdd) NAND22
    g50868__5019 (n_237 n_194 n_304 inh_gnd inh_vdd) NAND22
    g50832__9682 (n_234 n_456 n_614 inh_gnd inh_vdd) NAND22
    g50817__7344 (n_309 n_147 n_157 inh_gnd inh_vdd) NAND22
    g50913__5019 (n_20 n_28 n_39 inh_gnd inh_vdd) NAND22
    g50863__9682 (n_129 n_84 n_178 inh_gnd inh_vdd) NAND22
    g51002__5266 (n_3 n_4 n_16 inh_gnd inh_vdd) NAND22
    g50978__7118 (n_12 n_18 n_34 inh_gnd inh_vdd) NAND22
    g50915__1840 (n_20 n_25 n_35 inh_gnd inh_vdd) NAND22
    g50960__8780 (n_33 n_24 n_94 inh_gnd inh_vdd) NAND22
    g50793__7675 (n_41 n_368 n_291 inh_gnd inh_vdd) NAND22
    g50818__2250 (n_172 n_78 n_186 inh_gnd inh_vdd) NAND22
    g50683__1309 (n_237 n_76 n_173 inh_gnd inh_vdd) NAND22
    g50994__1857 (n_3 n_2 n_93 inh_gnd inh_vdd) NAND22
    g50992__5019 (n_0 n_6 n_30 inh_gnd inh_vdd) NAND22
    g50990__2703 (n_8 n_1 n_9 inh_gnd inh_vdd) NAND22
    g51003__7114 (n_6 n_5 n_22 inh_gnd inh_vdd) NAND22
    g51001__5703 (n_8 n_7 n_11 inh_gnd inh_vdd) NAND22
    g50965__2391 (n_10 n_13 n_21 inh_gnd inh_vdd) NAND22
    g50967__7118 (n_10 n_18 n_19 inh_gnd inh_vdd) NAND22
    g50945__6877 (n_26 n_24 n_49 inh_gnd inh_vdd) NAND22
    g50977__9682 (n_14 n_18 n_29 inh_gnd inh_vdd) NAND22
    g50921__8780 (n_17 n_28 n_222 inh_gnd inh_vdd) NAND22
    g50917__9906 (n_17 n_25 n_78 inh_gnd inh_vdd) NAND22
    g50919__5953 (n_17 n_23 n_51 inh_gnd inh_vdd) NAND22
    g50920__5703 (n_20 n_24 n_159 inh_gnd inh_vdd) NAND22
    g50923__7675 (n_20 n_23 n_196 inh_gnd inh_vdd) NAND22
    g50946__2900 (n_26 n_23 n_244 inh_gnd inh_vdd) NAND22
    g50953__4296 (n_33 n_23 n_215 inh_gnd inh_vdd) NAND22
    g50951__9682 (n_26 n_28 n_61 inh_gnd inh_vdd) NAND22
    g50958__1786 (n_33 n_25 n_339 inh_gnd inh_vdd) NAND22
    g50950__7118 (n_33 n_28 n_77 inh_gnd inh_vdd) NAND22
    g50787__5795 (n_222 n_78 n_76 inh_gnd inh_vdd) NAND22
    g50803__5266 (n_159 n_78 n_334 inh_gnd inh_vdd) NAND22
    g50796__4296 (n_159 n_121 n_128 inh_gnd inh_vdd) NAND22
    g50891__1840 (n_61 n_244 n_95 inh_gnd inh_vdd) NAND22
    g50878__5019 (n_380 n_368 n_538 inh_gnd inh_vdd) NAND22
    g50881__1840 (n_237 n_380 n_80 inh_gnd inh_vdd) NAND22
    g50865__7344 (n_49 n_244 n_184 inh_gnd inh_vdd) NAND22
    g50791__6877 (n_51 n_249 n_105 inh_gnd inh_vdd) NAND22
    g50800__2391 (n_339 n_78 n_182 inh_gnd inh_vdd) NAND22
    g50829__7344 (n_121 n_77 n_278 inh_gnd inh_vdd) NAND22
    g50893__6083 (n_249 n_75 n_307 inh_gnd inh_vdd) NAND22
    g50702__5266 (n_76 n_353 n_578 inh_gnd inh_vdd) NAND22
    g50856__9682 (n_223 n_94 n_135 inh_gnd inh_vdd) NAND22
    g50673__2900 (n_182 n_393 n_183 inh_gnd inh_vdd) NAND22
    g50824__5953 (n_94 n_78 n_288 inh_gnd inh_vdd) NAND22
    g50882__1857 (n_49 n_296 n_333 inh_gnd inh_vdd) NAND22
    g50899__4547 (n_61 n_48 n_289 inh_gnd inh_vdd) NAND22
    g50854__5953 (n_216 n_139 n_140 inh_gnd inh_vdd) NAND22
    g50813__4296 (n_222 n_224 n_99 inh_gnd inh_vdd) NAND22
    g50808__6083 (n_309 n_152 n_38 inh_gnd inh_vdd) NAND22
    g50690__7114 (n_338 n_223 n_364 inh_gnd inh_vdd) NAND22
    g50857__2391 (n_339 n_224 n_235 inh_gnd inh_vdd) NAND22
    g50679__1857 (n_312 n_212 n_213 inh_gnd inh_vdd) NAND22
    g50678__5703 (n_142 n_224 n_225 inh_gnd inh_vdd) NAND22
    g50576__9682 (n_294 n_137 n_603 inh_gnd inh_vdd) NAND22
    g50450__8780 (n_523 n_530 n_531 inh_gnd inh_vdd) NAND22
    g50569__1474 (n_259 n_161 n_425 inh_gnd inh_vdd) NAND22
    g50605__4547 (n_253 n_252 n_254 inh_gnd inh_vdd) NAND22
    g50884__4296 (n_344 n_264 n_217 inh_gnd inh_vdd) NAND22
    g50693__5266 (n_103 n_222 n_346 inh_gnd inh_vdd) NAND22
    g50898__5795 (n_363 n_83 n_588 inh_gnd inh_vdd) NAND22
    g50895__9682 (n_150 n_368 n_621 inh_gnd inh_vdd) NAND22
    g50535__7118 (n_379 n_399 n_400 inh_gnd inh_vdd) NAND22
    g50478__1840 (n_475 n_484 n_485 inh_gnd inh_vdd) NAND22
    g50502__5266 (n_424 n_608 n_438 inh_gnd inh_vdd) NAND22
    g50701__6877 (n_88 n_549 n_551 inh_gnd inh_vdd) NAND22
    g50703__5266 (n_97 FE_OFN0_n_132 n_243 inh_gnd inh_vdd) NAND22
    g50809__1840 (n_216 n_79 n_287 inh_gnd inh_vdd) NAND22
    g50869__1474 (n_150 n_317 n_484 inh_gnd inh_vdd) NAND22
    g50696__2703 (n_95 n_456 n_384 inh_gnd inh_vdd) NAND22
    g50859__8780 (n_199 n_84 n_303 inh_gnd inh_vdd) NAND22
    g50627__8757 (n_175 n_174 n_245 inh_gnd inh_vdd) NAND22
    g50691__6877 (n_82 n_81 n_175 inh_gnd inh_vdd) NAND22
    g50877__4547 (n_150 n_363 n_214 inh_gnd inh_vdd) NAND22
    g50573__9682 (n_206 n_618 n_331 inh_gnd inh_vdd) NAND22
    g50885__7118 (n_199 n_317 n_412 inh_gnd inh_vdd) NAND22
    g50692__1857 (n_105 n_368 n_310 inh_gnd inh_vdd) NAND22
    g50431__5953 (n_554 n_157 n_556 inh_gnd inh_vdd) NAND22
    g50403__2900 (n_604 n_614 n_615 inh_gnd inh_vdd) NAND22
    g50514__7344 (n_419 n_436 n_430 inh_gnd inh_vdd) NAND22
    g50771 (n_67 n_68 inh_gnd inh_vdd) CLKIN2
    g50779 (n_120 n_45 inh_gnd inh_vdd) CLKIN2
    g50783 (n_96 n_241 inh_gnd inh_vdd) CLKIN2
    g50930 (n_244 n_347 inh_gnd inh_vdd) CLKIN2
    g50723 (n_401 n_112 inh_gnd inh_vdd) CLKIN2
    g51019 (FE_PHN1_rst n_626 inh_gnd inh_vdd) CLKIN2
    g50902 (n_78 n_234 inh_gnd inh_vdd) CLKIN2
    g50662 (n_124 n_125 inh_gnd inh_vdd) CLKIN2
    g50781 (n_156 n_335 inh_gnd inh_vdd) CLKIN2
    g50564 (n_442 n_341 inh_gnd inh_vdd) CLKIN2
    g50726 (n_155 n_572 inh_gnd inh_vdd) CLKIN2
    g50776 (n_271 n_104 inh_gnd inh_vdd) CLKIN2
    g50835 (n_143 n_144 inh_gnd inh_vdd) CLKIN2
    g50600 (n_259 n_260 inh_gnd inh_vdd) CLKIN2
    g50841 (n_563 n_71 inh_gnd inh_vdd) CLKIN2
    g50724 (n_435 n_111 inh_gnd inh_vdd) CLKIN2
    g50718 (n_137 n_138 inh_gnd inh_vdd) CLKIN2
    g50719 (n_165 n_166 inh_gnd inh_vdd) CLKIN2
    g50666 (n_243 n_188 inh_gnd inh_vdd) CLKIN2
    g50715 (n_230 n_231 inh_gnd inh_vdd) CLKIN2
    g50837 (n_174 n_92 inh_gnd inh_vdd) CLKIN2
    g50598 (n_261 n_262 inh_gnd inh_vdd) CLKIN2
    g50660 (n_192 n_193 inh_gnd inh_vdd) CLKIN2
    g50840 (n_214 n_201 inh_gnd inh_vdd) CLKIN2
    g50642__5953 (n_289 n_288 n_287 n_290 inh_gnd inh_vdd) NOR31
    g50682__1857 (n_210 n_83 n_309 n_252 inh_gnd inh_vdd) NOR31
    g50537__6083 (n_367 n_377 n_98 n_382 inh_gnd inh_vdd) NOR31
    g51043__2900 (n_428 n_468 n_467 n_664 inh_gnd inh_vdd) NOR31
    g3__1309 (n_576 n_573 n_415 n_662 inh_gnd inh_vdd) NOR31
    g51045__7675 (n_414 n_600 n_602 n_666 inh_gnd inh_vdd) NOR31
    g50685__2900 (n_64 n_179 n_327 n_378 inh_gnd inh_vdd) AOI211
    g50754__1474 (n_223 n_119 n_276 n_273 inh_gnd inh_vdd) AOI211
    g50620__7118 (n_43 n_368 n_423 n_259 inh_gnd inh_vdd) AOI211
    g50621__7114 (n_68 n_456 n_168 n_470 inh_gnd inh_vdd) AOI211
    g50758__9906 (n_244 n_154 n_325 n_280 inh_gnd inh_vdd) AOI211
    g50755__2900 (n_148 n_317 n_45 n_507 inh_gnd inh_vdd) AOI211
    g50729__5019 (n_64 n_296 n_342 n_65 inh_gnd inh_vdd) AOI211
    g50616__7114 (n_363 n_336 n_65 n_261 inh_gnd inh_vdd) AOI211
    g50626__6083 (n_42 n_393 n_280 n_322 inh_gnd inh_vdd) AOI211
    g50611__3772 (n_67 n_40 n_284 n_205 inh_gnd inh_vdd) AOI211
    g50676__2703 (n_121 n_51 n_458 n_52 inh_gnd inh_vdd) AOI211
    g50577__6877 (n_122 n_353 n_52 n_446 inh_gnd inh_vdd) AOI211
    g50732__9906 (n_61 n_35 n_284 n_62 inh_gnd inh_vdd) AOI211
    g50637__9906 (n_271 n_145 n_327 n_272 inh_gnd inh_vdd) AOI211
    g50636__5795 (n_312 n_163 n_325 n_326 inh_gnd inh_vdd) AOI211
    g50559__9906 (n_368 n_344 n_343 n_369 inh_gnd inh_vdd) AOI211
    g50545__5019 (n_315 n_339 n_458 n_372 inh_gnd inh_vdd) AOI211
    g50746__1309 (n_108 n_353 n_107 n_109 inh_gnd inh_vdd) AOI211
    g50644__9682 (n_248 n_196 n_342 n_197 inh_gnd inh_vdd) AOI211
    g50711__6083 (n_121 n_215 n_342 n_585 inh_gnd inh_vdd) AOI211
    g50733__1474 (n_61 n_139 n_311 n_204 inh_gnd inh_vdd) AOI211
    g50619__7675 (n_393 n_300 n_299 n_301 inh_gnd inh_vdd) AOI211
    g50757__8780 (n_216 n_94 n_325 n_299 inh_gnd inh_vdd) AOI211
    g50770__7675 (n_249 n_224 n_458 n_155 inh_gnd inh_vdd) AOI211
    g50622__2703 (n_104 n_393 n_279 n_520 inh_gnd inh_vdd) AOI211
    g50752__4296 (n_153 n_152 n_151 n_408 inh_gnd inh_vdd) AOI211
    g50568__1474 (n_363 n_334 n_360 n_464 inh_gnd inh_vdd) AOI211
    g50607__9682 (n_250 n_223 n_257 n_251 inh_gnd inh_vdd) AOI211
    g50738__5795 (n_216 n_159 n_325 n_160 inh_gnd inh_vdd) AOI211
    g50744__2703 (n_207 n_264 n_218 n_410 inh_gnd inh_vdd) AOI211
    g50742__4547 (n_150 n_237 n_149 n_230 inh_gnd inh_vdd) AOI211
    g50704__1309 (n_148 n_147 n_146 n_509 inh_gnd inh_vdd) AOI211
    g50750__5953 (n_148 n_237 n_100 n_366 inh_gnd inh_vdd) AOI211
    g50606__1840 (n_255 n_106 n_327 n_320 inh_gnd inh_vdd) AOI211
    g50739__1474 (n_154 n_212 n_257 n_279 inh_gnd inh_vdd) AOI211
    g50608__1474 (n_255 n_212 n_458 n_256 inh_gnd inh_vdd) AOI211
    g50688__2683 (n_209 n_84 n_487 n_124 inh_gnd inh_vdd) AOI211
    g50740__7118 (n_393 n_56 n_518 n_167 inh_gnd inh_vdd) AOI211
    g50741__2683 (n_264 n_56 n_428 n_115 inh_gnd inh_vdd) AOI211
    g50649__5266 (n_283 n_172 n_327 n_360 inh_gnd inh_vdd) AOI211
    g50555__1786 (n_288 n_363 n_331 n_471 inh_gnd inh_vdd) AOI211
    g50492__4547 (n_213 n_456 n_455 n_466 inh_gnd inh_vdd) AOI211
    g50612__3772 (n_158 n_126 n_257 n_258 inh_gnd inh_vdd) AOI211
    g50749__1840 (n_210 n_317 n_451 n_295 inh_gnd inh_vdd) AOI211
    g50708__2391 (n_210 n_353 n_496 n_592 inh_gnd inh_vdd) AOI211
    g50609__5703 (FE_OFN0_n_132 n_120 n_131 n_133 inh_gnd inh_vdd) OAI212
    g50615__6877 (n_284 n_86 n_54 n_370 inh_gnd inh_vdd) OAI212
    g50769__7675 (n_79 n_311 n_539 n_423 inh_gnd inh_vdd) OAI212
    g50638__7675 (n_336 n_241 n_363 n_242 inh_gnd inh_vdd) OAI212
    g50753__3772 (n_101 n_57 n_456 n_171 inh_gnd inh_vdd) OAI212
    g50645__2683 (n_194 n_69 n_353 n_195 inh_gnd inh_vdd) OAI212
    g50613__7114 (n_129 n_128 n_456 n_130 inh_gnd inh_vdd) OAI212
    g50730__1857 (n_55 n_380 n_353 n_63 inh_gnd inh_vdd) OAI212
    g50579__6083 (n_458 n_187 n_63 n_522 inh_gnd inh_vdd) OAI212
    g50628__1786 (n_75 n_284 n_173 n_246 inh_gnd inh_vdd) OAI212
    g50737__8780 (n_57 n_209 n_368 n_60 inh_gnd inh_vdd) OAI212
    g50751__3772 (n_78 n_284 n_412 n_357 inh_gnd inh_vdd) OAI212
    g50674__2391 (n_180 n_179 n_178 n_181 inh_gnd inh_vdd) OAI212
    g50658__7118 (n_296 n_458 n_295 n_297 inh_gnd inh_vdd) OAI212
    g50734__6083 (n_108 n_267 n_237 n_162 inh_gnd inh_vdd) OAI212
    g50643__8757 (n_293 n_144 n_353 n_294 inh_gnd inh_vdd) OAI212
    g50736__2703 (n_210 n_239 n_368 n_161 inh_gnd inh_vdd) OAI212
    g50623__7344 (n_276 n_141 n_165 n_606 inh_gnd inh_vdd) OAI212
    g50756__2391 (n_207 n_129 n_353 n_165 inh_gnd inh_vdd) OAI212
    g50735__2683 (n_318 n_207 n_368 n_110 inh_gnd inh_vdd) OAI212
    g50654__2703 (n_53 n_308 n_368 n_305 inh_gnd inh_vdd) OAI212
    g50597__4547 (n_359 n_346 n_368 n_608 inh_gnd inh_vdd) OAI212
    g50624__2391 (n_244 n_284 n_243 n_499 inh_gnd inh_vdd) OAI212
    g50767__2683 (n_249 n_327 n_588 n_535 inh_gnd inh_vdd) OAI212
    g50614__1309 (n_276 n_216 n_247 n_525 inh_gnd inh_vdd) OAI212
    g50681__5795 (n_458 n_121 n_387 n_505 inh_gnd inh_vdd) OAI212
    g50747__5795 (n_180 n_159 n_217 n_489 inh_gnd inh_vdd) OAI212
    g50768__7344 (n_284 n_216 n_484 n_462 inh_gnd inh_vdd) OAI212
    g50745__9682 (n_150 n_267 n_456 n_232 inh_gnd inh_vdd) OAI212
    g50641__4547 (n_199 n_198 n_456 n_200 inh_gnd inh_vdd) OAI212
    g50762__7344 (n_93 n_215 n_614 n_415 inh_gnd inh_vdd) OAI212
    g50765__1840 (n_327 n_215 n_214 n_516 inh_gnd inh_vdd) OAI212
    g50650__5953 (n_93 n_172 n_171 n_504 inh_gnd inh_vdd) OAI212
    g50610__4296 (n_265 n_95 n_368 n_206 inh_gnd inh_vdd) OAI212
    g50618__3772 (n_39 n_311 n_310 n_376 inh_gnd inh_vdd) OAI212
    g50680__9906 (n_276 n_119 n_118 n_192 inh_gnd inh_vdd) OAI212
    g50617__1309 (n_311 n_283 n_306 n_377 inh_gnd inh_vdd) OAI212
    g50694__5019 (n_154 n_311 n_157 n_228 inh_gnd inh_vdd) OAI212
    g50596__4296 (n_265 n_264 n_263 n_46 n_266 inh_gnd inh_vdd) AOI2111
    g50571__2900 (n_241 n_368 n_100 n_32 n_399 inh_gnd inh_vdd) AOI2111
    g50539__8757 (n_335 n_353 n_397 n_372 n_398 inh_gnd inh_vdd) AOI2111
    g50448__5795 (n_363 n_148 n_62 n_531 n_546 inh_gnd inh_vdd) AOI2111
    g50561__3772 (n_210 n_393 n_468 n_251 n_361 inh_gnd inh_vdd) AOI2111
    g50543__6877 (n_269 n_353 n_192 n_256 n_354 inh_gnd inh_vdd) AOI2111
    g50495__2900 (n_333 n_456 n_536 n_443 n_457 inh_gnd inh_vdd) AOI2111
    g50507__8757 (n_234 n_147 n_320 n_434 n_450 inh_gnd inh_vdd) AOI2111
    g50490__8780 (n_235 n_393 n_430 n_461 n_477 inh_gnd inh_vdd) AOI2111
    g50652__2250 (n_267 n_317 n_282 n_281 n_404 inh_gnd inh_vdd) AOI2111
    g50759__8757 (n_257 n_159 n_39 n_93 n_72 inh_gnd inh_vdd) OAI222
    g50727__2250 (n_284 n_212 n_223 n_117 n_169 inh_gnd inh_vdd) OAI222
    g50647__5266 (n_126 n_311 n_276 n_249 n_127 inh_gnd inh_vdd) OAI222
    g50653__6083 (n_219 n_284 n_342 n_121 n_374 inh_gnd inh_vdd) OAI222
    g50639__5703 (n_102 n_284 n_248 n_342 n_285 inh_gnd inh_vdd) OAI222
    g50766__1786 (n_49 n_458 n_48 n_276 n_495 inh_gnd inh_vdd) OAI222
    g50761__5795 (n_121 n_325 n_94 n_257 n_576 inh_gnd inh_vdd) OAI222
    g50731__1857 (n_325 n_179 n_222 n_93 n_91 inh_gnd inh_vdd) OAI222
    g50659__7344 (n_223 n_458 n_157 FE_OFN0_n_132 n_170 inh_gnd inh_vdd) \
        OAI222
    g50728__1840 (n_121 n_284 n_458 n_79 n_66 inh_gnd inh_vdd) OAI222
    g50651__6083 (n_126 n_257 n_224 n_325 n_202 inh_gnd inh_vdd) OAI222
    g50594__8780 (n_267 n_184 n_289 n_368 n_268 inh_gnd inh_vdd) OAI311
    g50572__4547 (n_300 n_309 n_182 n_393 n_385 inh_gnd inh_vdd) OAI311
    g50551__2703 (n_380 n_359 n_323 n_317 n_381 inh_gnd inh_vdd) OAI311
    g50560__1840 (n_347 n_293 n_364 n_368 n_373 inh_gnd inh_vdd) OAI311
    g50591__8780 (n_101 n_129 n_99 n_363 n_314 inh_gnd inh_vdd) OAI311
    g50574__2683 (n_194 n_308 n_307 n_264 n_389 inh_gnd inh_vdd) OAI311
    g50544__5953 (n_380 n_318 n_362 n_393 n_394 inh_gnd inh_vdd) OAI311
    g50586__5019 (n_318 n_198 n_135 n_317 n_319 inh_gnd inh_vdd) OAI311
    g50589__1857 (n_150 n_278 n_289 n_456 n_316 inh_gnd inh_vdd) OAI311
    g50565__5019 (n_199 n_239 n_265 n_368 n_275 inh_gnd inh_vdd) OAI311
    g50550__2391 (n_284 n_211 n_242 n_44 n_351 inh_gnd inh_vdd) OAI2111
    g50457__5703 (n_458 n_185 n_544 n_195 n_555 inh_gnd inh_vdd) OAI2111
    g50558__2703 (n_327 n_177 n_291 n_303 n_328 inh_gnd inh_vdd) OAI2111
    g50625__1786 (n_342 n_244 n_621 n_291 n_292 inh_gnd inh_vdd) OAI2111
    g50464__2391 (n_327 n_348 n_500 n_530 n_515 inh_gnd inh_vdd) OAI2111
    g50494__6877 (n_179 n_458 n_444 n_319 n_459 inh_gnd inh_vdd) OAI2111
    g50547__8780 (n_342 n_250 n_314 n_366 n_367 inh_gnd inh_vdd) OAI2111
    g50513__6083 (n_458 n_119 n_418 n_60 n_434 inh_gnd inh_vdd) OAI2111
    g50512__5795 (n_458 n_253 n_416 n_227 n_431 inh_gnd inh_vdd) OAI2111
    g50489__1857 (n_325 n_252 n_466 n_275 n_481 inh_gnd inh_vdd) OAI2111
    g50646__8757 (n_186 n_237 n_58 n_264 n_238 inh_gnd inh_vdd) AOI221
    g50763__5703 (n_57 n_237 n_194 n_317 n_401 inh_gnd inh_vdd) AOI221
    g50656__1840 (n_140 n_363 n_237 n_153 n_436 inh_gnd inh_vdd) AOI221
    g50578__2683 (n_225 n_456 n_336 n_152 n_593 inh_gnd inh_vdd) AOI221
    g50760__4547 (n_359 n_393 n_293 n_84 n_113 inh_gnd inh_vdd) AOI221
    g50640__7118 (n_307 n_456 n_239 n_84 n_240 inh_gnd inh_vdd) AOI221
    g50587__4296 (n_364 n_393 n_363 n_41 n_365 inh_gnd inh_vdd) AOI221
    g50554__8757 (n_254 n_353 n_456 n_344 n_345 inh_gnd inh_vdd) AOI221
    g50743__8757 (n_101 n_393 n_239 n_456 n_349 inh_gnd inh_vdd) AOI221
    g50748__7118 (n_353 n_53 n_393 n_194 n_137 inh_gnd inh_vdd) AOI221
    g50764__8757 (n_209 n_368 n_359 n_363 n_435 inh_gnd inh_vdd) AOI221
    g50648__1786 (n_235 n_264 n_353 n_234 n_236 inh_gnd inh_vdd) AOI221
    g50657__5795 (n_278 n_456 n_277 n_81 n_532 inh_gnd inh_vdd) AOI221
    g50655__5019 (n_278 n_363 n_82 FE_OFN0_n_132 n_491 inh_gnd inh_vdd) \
        AOI221
    g50588__2250 (n_222 n_196 n_136 n_311 n_329 inh_gnd inh_vdd) AOI311
    g50595__4296 (n_249 n_312 n_219 n_257 n_313 inh_gnd inh_vdd) AOI311
    g50584__5953 (n_224 n_338 n_271 n_342 n_343 inh_gnd inh_vdd) AOI311
    g50585__5266 (n_215 n_339 n_156 n_342 n_330 inh_gnd inh_vdd) AOI311
    g50593__5703 (n_296 n_339 n_338 n_276 n_340 inh_gnd inh_vdd) AOI311
    g50570__2683 (n_249 n_96 n_248 n_284 n_355 inh_gnd inh_vdd) AOI311
    g50924__5266 (n_22 n_21 n_194 inh_gnd inh_vdd) NOR22
    g50925__1857 (n_27 n_19 n_318 inh_gnd inh_vdd) NOR22
    g50993__5795 (n_3 n_2 n_147 inh_gnd inh_vdd) NOR22
    g51005__6083 (n_4 n_3 n_84 inh_gnd inh_vdd) NOR22
    g50955__4547 (n_30 n_29 n_57 inh_gnd inh_vdd) NOR22
    g50956__2391 (n_22 n_29 n_209 inh_gnd inh_vdd) NOR22
    g50926__2703 (n_31 n_21 n_148 inh_gnd inh_vdd) NOR22
    g50927__6083 (n_22 n_19 n_359 inh_gnd inh_vdd) NOR22
    g50952__8757 (n_22 n_34 n_207 inh_gnd inh_vdd) NOR22
    g50922__2250 (n_31 n_19 n_300 inh_gnd inh_vdd) NOR22
    g50914__7114 (n_30 n_19 n_309 inh_gnd inh_vdd) NOR22
    g50918__1786 (n_27 n_21 n_153 inh_gnd inh_vdd) NOR22
    g50957__3772 (n_30 n_34 n_239 inh_gnd inh_vdd) NOR22
    g50947__2683 (n_27 n_29 n_380 inh_gnd inh_vdd) NOR22
    g50959__1474 (n_31 n_29 n_293 inh_gnd inh_vdd) NOR22
    g50948__5953 (n_31 n_34 n_108 inh_gnd inh_vdd) NOR22
    g50949__7675 (n_27 n_34 n_83 inh_gnd inh_vdd) NOR22
    g50982__1474 (n_84 FE_OFN0_n_132 n_342 inh_gnd inh_vdd) NAND23
    g50928__4296 (n_17 n_24 n_121 inh_gnd inh_vdd) NAND23
    g50954__1309 (n_26 n_25 n_223 inh_gnd inh_vdd) NAND23
    g51018__2683 (k_7 m_7 n_132 inh_gnd inh_vdd) XNR21
    g51015__9906 (k_1 m_1 n_0 inh_gnd inh_vdd) XNR21
    g51008__9682 (k_2 m_2 n_8 inh_gnd inh_vdd) XNR21
    g51017__4547 (k_6 m_6 n_2 inh_gnd inh_vdd) XNR21
    g51009__1474 (k_0 m_0 n_6 inh_gnd inh_vdd) XNR21
    g51010__3772 (k_3 m_3 n_18 inh_gnd inh_vdd) XNR21
    g51007__4296 (k_5 m_5 n_3 inh_gnd inh_vdd) XNR21
    g51016__8780 (k_4 m_4 n_1 inh_gnd inh_vdd) XNR21
    FE_OFC0_n_132 (n_132 FE_OFN0_n_132 inh_gnd inh_vdd) CLKBU4
    g50677__2683 (n_309 n_318 n_237 n_44 inh_gnd inh_vdd) OAI211
    FE_PHC2_rst (rst FE_PHN2_rst inh_gnd inh_vdd) CLKBU2
    FE_PHC1_rst (FE_PHN2_rst FE_PHN1_rst inh_gnd inh_vdd) CLKBU2
    g50981__7675 (n_147 n_81 n_458 inh_gnd inh_vdd) NAND24
    g50984__4547 (n_152 FE_OFN0_n_132 n_284 inh_gnd inh_vdd) NAND24
    g50969__6877 (n_81 n_180 n_368 inh_gnd inh_vdd) NOR23
    g50983__5795 (FE_OFN0_n_132 n_117 n_393 inh_gnd inh_vdd) NOR23
    g50972__1309 (FE_OFN0_n_132 n_16 n_353 inh_gnd inh_vdd) NOR23
    g50971__3772 (n_81 n_16 n_363 inh_gnd inh_vdd) NOR23
    g50970__1786 (FE_OFN0_n_132 n_93 n_456 inh_gnd inh_vdd) NOR23
ends sbox
// End of subcircuit definition.

// Library name: SBox_AMS
// Cell name: sbox_tb
// View name: schematic
I0 (m_7 m_6 m_5 m_4 m_3 m_2 m_1 m_0 k_7 k_6 k_5 k_4 k_3 k_2 k_1 k_0 c_7 \
        c_6 c_5 c_4 c_3 c_2 c_1 c_0 clk rst 0 vdd!) sbox
R0 (vdd! net1) resistor r=1
V0 (net1 0) vsource dc=3 type=dc