

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri May 05 19:38:53 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	text2,global,reloc=2,class=CODE,delta=1
    11                           	psect	text3,global,reloc=2,class=CODE,delta=1
    12                           	psect	text4,global,reloc=2,class=CODE,delta=1
    13                           	psect	text5,global,reloc=4,class=CODE,delta=1
    14                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 17/06/2022 GMT
    21                           ; 
    22                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F57Q43 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     _OSCCON1bits	set	173
    55   000000                     _OSCFRQbits	set	177
    56   000000                     _ANSELA	set	1024
    57   000000                     _ANSELB	set	1032
    58   000000                     _PIE1bits	set	1183
    59   000000                     _PIR1bits	set	1199
    60   000000                     _LATF	set	1219
    61   000000                     _PORTA	set	1230
    62   000000                     _INTCON0bits	set	1238
    63   000000                     _TRISA	set	1222
    64   000000                     _TRISB	set	1223
    65   000000                     _TRISF	set	1227
    66                           
    67                           ; #config settings
    68                           
    69                           	psect	cinit
    70   0001D6                     __pcinit:
    71                           	callstack 0
    72   0001D6                     start_initialization:
    73                           	callstack 0
    74   0001D6                     __initialization:
    75                           	callstack 0
    76                           
    77                           ; Clear objects allocated to COMRAM (1 bytes)
    78   0001D6  6A09               	clrf	__pbssCOMRAM& (0+255),c
    79                           
    80                           ;
    81                           ; Setup IVTBASE
    82                           ;
    83   0001D8  0104               	movlb	4
    84   0001DA  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    85   0001DC  6F5D               	movwf	93,b
    86   0001DE  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    87   0001E0  6F5E               	movwf	94,b
    88   0001E2  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    89   0001E4  6F5F               	movwf	95,b
    90   0001E6                     end_of_initialization:
    91                           	callstack 0
    92   0001E6                     __end_of__initialization:
    93                           	callstack 0
    94   0001E6  0100               	movlb	0
    95   0001E8  EFC7  F000         	goto	_main	;jump to C main() function
    96                           
    97                           	psect	bssCOMRAM
    98   000509                     __pbssCOMRAM:
    99                           	callstack 0
   100   000509                     _system_flags:
   101                           	callstack 0
   102   000509                     	ds	1
   103                           
   104                           	psect	cstackCOMRAM
   105   000501                     __pcstackCOMRAM:
   106                           	callstack 0
   107   000501                     ??_External_Int:
   108   000501                     
   109                           ; 2 bytes @ 0x0
   110   000501                     	ds	1
   111   000502                     FM_Hfintosc_Init@clock_params:
   112                           	callstack 0
   113                           
   114                           ; 2 bytes @ 0x1
   115   000502                     	ds	2
   116   000504                     ??_FM_Hfintosc_Init:
   117                           
   118                           ; 1 bytes @ 0x3
   119   000504                     	ds	1
   120   000505                     Init_Internal_Oscillator@my_clock:
   121                           	callstack 0
   122                           
   123                           ; 2 bytes @ 0x4
   124   000505                     	ds	2
   125   000507                     ??_main:
   126                           
   127                           ; 1 bytes @ 0x6
   128   000507                     	ds	2
   129                           
   130 ;;
   131 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   132 ;;
   133 ;; *************** function _main *****************
   134 ;; Defined at:
   135 ;;		line 67 in file "main.c"
   136 ;; Parameters:    Size  Location     Type
   137 ;;		None
   138 ;; Auto vars:     Size  Location     Type
   139 ;;		None
   140 ;; Return value:  Size  Location     Type
   141 ;;                  2   51[None  ] int 
   142 ;; Registers used:
   143 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   144 ;; Tracked objects:
   145 ;;		On entry : 0/0
   146 ;;		On exit  : 0/0
   147 ;;		Unchanged: 0/0
   148 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   149 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   150 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   151 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   152 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   153 ;;Total ram usage:        2 bytes
   154 ;; Hardware stack levels required when called: 3
   155 ;; This function calls:
   156 ;;		_Init_External_Int
   157 ;;		_Init_Internal_Oscillator
   158 ;;		_Init_System_Gpio
   159 ;; This function is called by:
   160 ;;		Startup code after reset
   161 ;; This function uses a non-reentrant model
   162 ;;
   163                           
   164                           	psect	text0
   165   00018E                     __ptext0:
   166                           	callstack 0
   167   00018E                     _main:
   168                           	callstack 124
   169   00018E                     
   170                           ;main.c: 69:     Init_Internal_Oscillator();
   171   00018E  ECF6  F000         	call	_Init_Internal_Oscillator	;wreg free
   172   000192                     
   173                           ;main.c: 70:     Init_System_Gpio();
   174   000192  ECDF  F000         	call	_Init_System_Gpio	;wreg free
   175   000196                     
   176                           ;main.c: 71:     Init_External_Int();
   177   000196  EC01  F001         	call	_Init_External_Int	;wreg free
   178   00019A                     l798:
   179                           
   180                           ;main.c: 73:     {;main.c: 74:         LATF ^= (1 << 3);;
   181   00019A  0E08               	movlw	8
   182   00019C  1AC3               	xorwf	195,f,c	;volatile
   183   00019E                     
   184                           ;main.c: 75:         _delay((unsigned long)((100)*(16000000UL/4000.0)));
   185   00019E  0E03               	movlw	3
   186   0001A0  6E08               	movwf	(??_main+1)^(0+1280),c
   187   0001A2  0E08               	movlw	8
   188   0001A4  6E07               	movwf	??_main^(0+1280),c
   189   0001A6  0E77               	movlw	119
   190   0001A8                     u47:
   191   0001A8  2EE8               	decfsz	wreg,f,c
   192   0001AA  D7FE               	bra	u47
   193   0001AC  2E07               	decfsz	??_main^(0+1280),f,c
   194   0001AE  D7FC               	bra	u47
   195   0001B0  2E08               	decfsz	(??_main+1)^(0+1280),f,c
   196   0001B2  D7FA               	bra	u47
   197   0001B4  F000               	nop	
   198   0001B6  EFCD  F000         	goto	l798
   199   0001BA  EF81  F000         	goto	start
   200   0001BE                     __end_of_main:
   201                           	callstack 0
   202                           
   203 ;; *************** function _Init_System_Gpio *****************
   204 ;; Defined at:
   205 ;;		line 96 in file "main.c"
   206 ;; Parameters:    Size  Location     Type
   207 ;;		None
   208 ;; Auto vars:     Size  Location     Type
   209 ;;		None
   210 ;; Return value:  Size  Location     Type
   211 ;;                  1    wreg      void 
   212 ;; Registers used:
   213 ;;		wreg, status,2, status,0
   214 ;; Tracked objects:
   215 ;;		On entry : 0/0
   216 ;;		On exit  : 0/0
   217 ;;		Unchanged: 0/0
   218 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   219 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   220 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   221 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   222 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   223 ;;Total ram usage:        0 bytes
   224 ;; Hardware stack levels used: 1
   225 ;; Hardware stack levels required when called: 1
   226 ;; This function calls:
   227 ;;		Nothing
   228 ;; This function is called by:
   229 ;;		_main
   230 ;; This function uses a non-reentrant model
   231 ;;
   232                           
   233                           	psect	text1
   234   0001BE                     __ptext1:
   235                           	callstack 0
   236   0001BE                     _Init_System_Gpio:
   237                           	callstack 125
   238   0001BE                     
   239                           ;main.c: 99:     TRISF &= ~(1 << 3);
   240   0001BE  96CB               	bcf	203,3,c	;volatile
   241                           
   242                           ;main.c: 100:     LATF |= (1 << 3);;
   243   0001C0  86C3               	bsf	195,3,c	;volatile
   244                           
   245                           ;main.c: 103:     ANSELB &= ~(1 << 0);
   246   0001C2  0104               	movlb	4	; () banked
   247   0001C4  9108               	bcf	8,0,b	;volatile
   248                           
   249                           ;main.c: 104:     TRISB |= (1 << 0);
   250   0001C6  80C7               	bsf	199,0,c	;volatile
   251                           
   252                           ;main.c: 107:     ANSELA &= ~(1 << 2);
   253   0001C8  9500               	bcf	0,2,b	;volatile
   254                           
   255                           ;main.c: 108:     TRISA |= (1 << 2);
   256   0001CA  84C6               	bsf	198,2,c	;volatile
   257   0001CC                     
   258                           ; BSR set to: 4
   259                           ;main.c: 111:     TRISF &= ~((1 << 0) | (1 << 1));
   260   0001CC  0EFC               	movlw	252
   261   0001CE  16CB               	andwf	203,f,c	;volatile
   262   0001D0                     
   263                           ; BSR set to: 4
   264                           ;main.c: 112:     LATF &= ~((1 << 0) | (1 << 1));
   265   0001D0  0EFC               	movlw	252
   266   0001D2  16C3               	andwf	195,f,c	;volatile
   267   0001D4                     
   268                           ; BSR set to: 4
   269   0001D4  0012               	return		;funcret
   270   0001D6                     __end_of_Init_System_Gpio:
   271                           	callstack 0
   272                           
   273 ;; *************** function _Init_Internal_Oscillator *****************
   274 ;; Defined at:
   275 ;;		line 115 in file "main.c"
   276 ;; Parameters:    Size  Location     Type
   277 ;;		None
   278 ;; Auto vars:     Size  Location     Type
   279 ;;  my_clock        2    4[COMRAM] struct .
   280 ;; Return value:  Size  Location     Type
   281 ;;                  1    wreg      void 
   282 ;; Registers used:
   283 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   284 ;; Tracked objects:
   285 ;;		On entry : 0/0
   286 ;;		On exit  : 0/0
   287 ;;		Unchanged: 0/0
   288 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   289 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   290 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   291 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   292 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   293 ;;Total ram usage:        2 bytes
   294 ;; Hardware stack levels used: 1
   295 ;; Hardware stack levels required when called: 2
   296 ;; This function calls:
   297 ;;		_FM_Hfintosc_Init
   298 ;; This function is called by:
   299 ;;		_main
   300 ;; This function uses a non-reentrant model
   301 ;;
   302                           
   303                           	psect	text2
   304   0001EC                     __ptext2:
   305                           	callstack 0
   306   0001EC                     _Init_Internal_Oscillator:
   307                           	callstack 124
   308   0001EC                     
   309                           ;main.c: 117:     _clock_hfintosc_params_t my_clock;;main.c: 118:     my_clock.divisor_c
      +                          lock = clock_div_1;
   310   0001EC  0E00               	movlw	0
   311   0001EE  6E05               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   312                           
   313                           ;main.c: 119:     my_clock.frecuencia_clock = freq_clk_16MHZ;
   314   0001F0  0E05               	movlw	5
   315   0001F2  6E06               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   316   0001F4                     
   317                           ;main.c: 122:     FM_Hfintosc_Init(&my_clock);
   318   0001F4  0E05               	movlw	low Init_Internal_Oscillator@my_clock
   319   0001F6  6E02               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   320   0001F8  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   321   0001FA  6E03               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   322   0001FC  ECA9  F000         	call	_FM_Hfintosc_Init	;wreg free
   323   000200  0012               	return		;funcret
   324   000202                     __end_of_Init_Internal_Oscillator:
   325                           	callstack 0
   326                           
   327 ;; *************** function _FM_Hfintosc_Init *****************
   328 ;; Defined at:
   329 ;;		line 8 in file "system_config.c"
   330 ;; Parameters:    Size  Location     Type
   331 ;;  clock_params    2    1[COMRAM] PTR struct .
   332 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   333 ;; Auto vars:     Size  Location     Type
   334 ;;		None
   335 ;; Return value:  Size  Location     Type
   336 ;;                  1    wreg      void 
   337 ;; Registers used:
   338 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   339 ;; Tracked objects:
   340 ;;		On entry : 0/0
   341 ;;		On exit  : 0/0
   342 ;;		Unchanged: 0/0
   343 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   344 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   345 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   346 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   347 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   348 ;;Total ram usage:        3 bytes
   349 ;; Hardware stack levels used: 1
   350 ;; Hardware stack levels required when called: 1
   351 ;; This function calls:
   352 ;;		Nothing
   353 ;; This function is called by:
   354 ;;		_Init_Internal_Oscillator
   355 ;; This function uses a non-reentrant model
   356 ;;
   357                           
   358                           	psect	text3
   359   000152                     __ptext3:
   360                           	callstack 0
   361   000152                     _FM_Hfintosc_Init:
   362                           	callstack 124
   363   000152                     
   364                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   365   000152  0100               	movlb	0	; () banked
   366   000154  51AD               	movf	173,w,b	;volatile
   367   000156  0B8F               	andlw	-113
   368   000158  0960               	iorlw	96
   369   00015A  6FAD               	movwf	173,b	;volatile
   370   00015C                     
   371                           ; BSR set to: 0
   372                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   373   00015C  C502  F4D9         	movff	FM_Hfintosc_Init@clock_params,fsr2l
   374   000160  C503  F4DA         	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   375   000164  50DF               	movf	indf2,w,c
   376   000166  6E04               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   377   000168  51AD               	movf	173,w,b	;volatile
   378   00016A  1804               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   379   00016C  0BF0               	andlw	-16
   380   00016E  1804               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   381   000170  6FAD               	movwf	173,b	;volatile
   382   000172                     
   383                           ; BSR set to: 0
   384                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   385   000172  EE20 F001          	lfsr	2,1
   386   000176  5002               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   387   000178  26D9               	addwf	fsr2l,f,c
   388   00017A  5003               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   389   00017C  22DA               	addwfc	fsr2h,f,c
   390   00017E  50DF               	movf	indf2,w,c
   391   000180  6E04               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   392   000182  51B1               	movf	177,w,b	;volatile
   393   000184  1804               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   394   000186  0BF0               	andlw	-16
   395   000188  1804               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   396   00018A  6FB1               	movwf	177,b	;volatile
   397   00018C                     
   398                           ; BSR set to: 0
   399   00018C  0012               	return		;funcret
   400   00018E                     __end_of_FM_Hfintosc_Init:
   401                           	callstack 0
   402                           
   403 ;; *************** function _Init_External_Int *****************
   404 ;; Defined at:
   405 ;;		line 84 in file "main.c"
   406 ;; Parameters:    Size  Location     Type
   407 ;;		None
   408 ;; Auto vars:     Size  Location     Type
   409 ;;		None
   410 ;; Return value:  Size  Location     Type
   411 ;;                  1    wreg      void 
   412 ;; Registers used:
   413 ;;		None
   414 ;; Tracked objects:
   415 ;;		On entry : 0/0
   416 ;;		On exit  : 0/0
   417 ;;		Unchanged: 0/0
   418 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   419 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   420 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   421 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   422 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   423 ;;Total ram usage:        0 bytes
   424 ;; Hardware stack levels used: 1
   425 ;; Hardware stack levels required when called: 1
   426 ;; This function calls:
   427 ;;		Nothing
   428 ;; This function is called by:
   429 ;;		_main
   430 ;; This function uses a non-reentrant model
   431 ;;
   432                           
   433                           	psect	text4
   434   000202                     __ptext4:
   435                           	callstack 0
   436   000202                     _Init_External_Int:
   437                           	callstack 125
   438   000202                     
   439                           ;main.c: 87:     PIR1bits.INT0IF = 0;
   440   000202  90AF               	bcf	175,0,c	;volatile
   441                           
   442                           ;main.c: 88:     PIE1bits.INT0IE = 1;
   443   000204  809F               	bsf	159,0,c	;volatile
   444                           
   445                           ;main.c: 91:     INTCON0bits.IPEN = 0;
   446   000206  9AD6               	bcf	214,5,c	;volatile
   447                           
   448                           ;main.c: 92:     INTCON0bits.GIE = 1;
   449   000208  8ED6               	bsf	214,7,c	;volatile
   450                           
   451                           ;main.c: 93:     INTCON0bits.INT0EDG = 0;
   452   00020A  90D6               	bcf	214,0,c	;volatile
   453   00020C  0012               	return		;funcret
   454   00020E                     __end_of_Init_External_Int:
   455                           	callstack 0
   456                           
   457 ;; *************** function _External_Int *****************
   458 ;; Defined at:
   459 ;;		line 37 in file "main.c"
   460 ;; Parameters:    Size  Location     Type
   461 ;;		None
   462 ;; Auto vars:     Size  Location     Type
   463 ;;		None
   464 ;; Return value:  Size  Location     Type
   465 ;;                  1    wreg      void 
   466 ;; Registers used:
   467 ;;		wreg, status,2, status,0
   468 ;; Tracked objects:
   469 ;;		On entry : 0/0
   470 ;;		On exit  : 0/0
   471 ;;		Unchanged: 0/0
   472 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   473 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   474 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   475 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   476 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   477 ;;Total ram usage:        1 bytes
   478 ;; Hardware stack levels used: 1
   479 ;; This function calls:
   480 ;;		Nothing
   481 ;; This function is called by:
   482 ;;		Interrupt level 2
   483 ;; This function uses a non-reentrant model
   484 ;;
   485                           
   486                           	psect	text5
   487   000108                     __ptext5:
   488                           	callstack 0
   489   000108                     _External_Int:
   490                           	callstack 124
   491   000108                     
   492                           ;main.c: 39:     if(PIR1bits.INT0IF && PIE1bits.INT0IE)
   493   000108  A0AF               	btfss	175,0,c	;volatile
   494   00010A  EF89  F000         	goto	i2u1_41
   495   00010E  EF8B  F000         	goto	i2u1_40
   496   000112                     i2u1_41:
   497   000112  EFA8  F000         	goto	i2l47
   498   000116                     i2u1_40:
   499   000116  A09F               	btfss	159,0,c	;volatile
   500   000118  EF90  F000         	goto	i2u2_41
   501   00011C  EF92  F000         	goto	i2u2_40
   502   000120                     i2u2_41:
   503   000120  EFA8  F000         	goto	i2l47
   504   000124                     i2u2_40:
   505   000124                     
   506                           ;main.c: 40:     {;main.c: 41:         if(PORTA && (1 << 2))
   507   000124  50CE               	movf	206,w,c	;volatile
   508   000126  B4D8               	btfsc	status,2,c
   509   000128  EF98  F000         	goto	i2u3_41
   510   00012C  EF9A  F000         	goto	i2u3_40
   511   000130                     i2u3_41:
   512   000130  EF9E  F000         	goto	i2l766
   513   000134                     i2u3_40:
   514   000134                     
   515                           ;main.c: 42:         {;main.c: 43:             LATF |= (1 << 0);
   516   000134  80C3               	bsf	195,0,c	;volatile
   517                           
   518                           ;main.c: 44:             LATF &= ~(1 << 1);
   519   000136  92C3               	bcf	195,1,c	;volatile
   520                           
   521                           ;main.c: 45:         }
   522   000138  EFA0  F000         	goto	i2l768
   523   00013C                     i2l766:
   524                           
   525                           ;main.c: 47:         {;main.c: 48:             LATF &= ~(1 << 0);
   526   00013C  90C3               	bcf	195,0,c	;volatile
   527                           
   528                           ;main.c: 49:             LATF |= (1 << 1);
   529   00013E  82C3               	bsf	195,1,c	;volatile
   530   000140                     i2l768:
   531                           
   532                           ;main.c: 51:         _delay((unsigned long)((25)*(16000000UL/4000.0)));
   533   000140  0E82               	movlw	130
   534   000142  6E01               	movwf	??_External_Int^(0+1280),c
   535   000144  0EDE               	movlw	222
   536   000146                     i2u5_47:
   537   000146  2EE8               	decfsz	wreg,f,c
   538   000148  D7FE               	bra	i2u5_47
   539   00014A  2E01               	decfsz	??_External_Int^(0+1280),f,c
   540   00014C  D7FC               	bra	i2u5_47
   541   00014E                     
   542                           ;main.c: 52:         PIR1bits.INT0IF = 0;
   543   00014E  90AF               	bcf	175,0,c	;volatile
   544   000150                     i2l47:
   545   000150  0011               	retfie		f
   546   000152                     __end_of_External_Int:
   547                           	callstack 0
   548                           
   549                           ;
   550                           ; Interrupt Vector Table @ 0x8
   551                           ;
   552                           
   553                           	psect	ivt0x8
   554   000008                     __pivt0x8:
   555                           	callstack 0
   556   000008                     ivt0x8_base:
   557                           	callstack 0
   558                           
   559                           ; Vector 0 : SWINT
   560   000008  0040               	dw	ivt0x8_undefint shr (0+2)
   561                           
   562                           ; Vector 1 : HLVD
   563   00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   564                           
   565                           ; Vector 2 : OSF
   566   00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   567                           
   568                           ; Vector 3 : CSW
   569   00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   570                           
   571                           ; Vector 4 : Undefined
   572   000010  0040               	dw	ivt0x8_undefint shr (0+2)
   573                           
   574                           ; Vector 5 : CLC1
   575   000012  0040               	dw	ivt0x8_undefint shr (0+2)
   576                           
   577                           ; Vector 6 : Undefined
   578   000014  0040               	dw	ivt0x8_undefint shr (0+2)
   579                           
   580                           ; Vector 7 : IOC
   581   000016  0040               	dw	ivt0x8_undefint shr (0+2)
   582                           
   583                           ; Vector 8 : INT0
   584   000018  0042               	dw	_External_Int shr (0+2)
   585                           
   586                           ; Vector 9 : ZCD
   587   00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   588                           
   589                           ; Vector 10 : AD
   590   00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   591                           
   592                           ; Vector 11 : ACT
   593   00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   594                           
   595                           ; Vector 12 : CMP1
   596   000020  0040               	dw	ivt0x8_undefint shr (0+2)
   597                           
   598                           ; Vector 13 : SMT1
   599   000022  0040               	dw	ivt0x8_undefint shr (0+2)
   600                           
   601                           ; Vector 14 : SMT1PRA
   602   000024  0040               	dw	ivt0x8_undefint shr (0+2)
   603                           
   604                           ; Vector 15 : SMT1PRW
   605   000026  0040               	dw	ivt0x8_undefint shr (0+2)
   606                           
   607                           ; Vector 16 : ADT
   608   000028  0040               	dw	ivt0x8_undefint shr (0+2)
   609                           
   610                           ; Vector 17 : Undefined
   611   00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   612                           
   613                           ; Vector 18 : Undefined
   614   00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   615                           
   616                           ; Vector 19 : Undefined
   617   00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   618                           
   619                           ; Vector 20 : DMA1SCNT
   620   000030  0040               	dw	ivt0x8_undefint shr (0+2)
   621                           
   622                           ; Vector 21 : DMA1DCNT
   623   000032  0040               	dw	ivt0x8_undefint shr (0+2)
   624                           
   625                           ; Vector 22 : DMA1OR
   626   000034  0040               	dw	ivt0x8_undefint shr (0+2)
   627                           
   628                           ; Vector 23 : DMA1A
   629   000036  0040               	dw	ivt0x8_undefint shr (0+2)
   630                           
   631                           ; Vector 24 : SPI1RX
   632   000038  0040               	dw	ivt0x8_undefint shr (0+2)
   633                           
   634                           ; Vector 25 : SPI1TX
   635   00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   636                           
   637                           ; Vector 26 : SPI1
   638   00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   639                           
   640                           ; Vector 27 : TMR2
   641   00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   642                           
   643                           ; Vector 28 : TMR1
   644   000040  0040               	dw	ivt0x8_undefint shr (0+2)
   645                           
   646                           ; Vector 29 : TMR1G
   647   000042  0040               	dw	ivt0x8_undefint shr (0+2)
   648                           
   649                           ; Vector 30 : CCP1
   650   000044  0040               	dw	ivt0x8_undefint shr (0+2)
   651                           
   652                           ; Vector 31 : TMR0
   653   000046  0040               	dw	ivt0x8_undefint shr (0+2)
   654                           
   655                           ; Vector 32 : U1RX
   656   000048  0040               	dw	ivt0x8_undefint shr (0+2)
   657                           
   658                           ; Vector 33 : U1TX
   659   00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   660                           
   661                           ; Vector 34 : U1E
   662   00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   663                           
   664                           ; Vector 35 : U1
   665   00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   666                           
   667                           ; Vector 36 : Undefined
   668   000050  0040               	dw	ivt0x8_undefint shr (0+2)
   669                           
   670                           ; Vector 37 : Undefined
   671   000052  0040               	dw	ivt0x8_undefint shr (0+2)
   672                           
   673                           ; Vector 38 : PWM1PR
   674   000054  0040               	dw	ivt0x8_undefint shr (0+2)
   675                           
   676                           ; Vector 39 : PWM1
   677   000056  0040               	dw	ivt0x8_undefint shr (0+2)
   678                           
   679                           ; Vector 40 : SPI2RX
   680   000058  0040               	dw	ivt0x8_undefint shr (0+2)
   681                           
   682                           ; Vector 41 : SPI2TX
   683   00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   684                           
   685                           ; Vector 42 : SPI2
   686   00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   687                           
   688                           ; Vector 43 : Undefined
   689   00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   690                           
   691                           ; Vector 44 : TMR3
   692   000060  0040               	dw	ivt0x8_undefint shr (0+2)
   693                           
   694                           ; Vector 45 : TMR3G
   695   000062  0040               	dw	ivt0x8_undefint shr (0+2)
   696                           
   697                           ; Vector 46 : PWM2PR
   698   000064  0040               	dw	ivt0x8_undefint shr (0+2)
   699                           
   700                           ; Vector 47 : PWM2
   701   000066  0040               	dw	ivt0x8_undefint shr (0+2)
   702                           
   703                           ; Vector 48 : INT1
   704   000068  0040               	dw	ivt0x8_undefint shr (0+2)
   705                           
   706                           ; Vector 49 : CLC2
   707   00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   708                           
   709                           ; Vector 50 : CWG1
   710   00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   711                           
   712                           ; Vector 51 : NCO1
   713   00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   714                           
   715                           ; Vector 52 : DMA2SCNT
   716   000070  0040               	dw	ivt0x8_undefint shr (0+2)
   717                           
   718                           ; Vector 53 : DMA2DCNT
   719   000072  0040               	dw	ivt0x8_undefint shr (0+2)
   720                           
   721                           ; Vector 54 : DMA2OR
   722   000074  0040               	dw	ivt0x8_undefint shr (0+2)
   723                           
   724                           ; Vector 55 : DMA2A
   725   000076  0040               	dw	ivt0x8_undefint shr (0+2)
   726                           
   727                           ; Vector 56 : I2C1RX
   728   000078  0040               	dw	ivt0x8_undefint shr (0+2)
   729                           
   730                           ; Vector 57 : I2C1TX
   731   00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   732                           
   733                           ; Vector 58 : I2C1
   734   00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   735                           
   736                           ; Vector 59 : I2C1E
   737   00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   738                           
   739                           ; Vector 60 : Undefined
   740   000080  0040               	dw	ivt0x8_undefint shr (0+2)
   741                           
   742                           ; Vector 61 : CLC3
   743   000082  0040               	dw	ivt0x8_undefint shr (0+2)
   744                           
   745                           ; Vector 62 : PWM3PR
   746   000084  0040               	dw	ivt0x8_undefint shr (0+2)
   747                           
   748                           ; Vector 63 : PWM3
   749   000086  0040               	dw	ivt0x8_undefint shr (0+2)
   750                           
   751                           ; Vector 64 : U2RX
   752   000088  0040               	dw	ivt0x8_undefint shr (0+2)
   753                           
   754                           ; Vector 65 : U2TX
   755   00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   756                           
   757                           ; Vector 66 : U2E
   758   00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   759                           
   760                           ; Vector 67 : U2
   761   00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   762                           
   763                           ; Vector 68 : TMR5
   764   000090  0040               	dw	ivt0x8_undefint shr (0+2)
   765                           
   766                           ; Vector 69 : TMR5G
   767   000092  0040               	dw	ivt0x8_undefint shr (0+2)
   768                           
   769                           ; Vector 70 : CCP2
   770   000094  0040               	dw	ivt0x8_undefint shr (0+2)
   771                           
   772                           ; Vector 71 : SCAN
   773   000096  0040               	dw	ivt0x8_undefint shr (0+2)
   774                           
   775                           ; Vector 72 : U3RX
   776   000098  0040               	dw	ivt0x8_undefint shr (0+2)
   777                           
   778                           ; Vector 73 : U3TX
   779   00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   780                           
   781                           ; Vector 74 : U3E
   782   00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   783                           
   784                           ; Vector 75 : U3
   785   00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   786                           
   787                           ; Vector 76 : Undefined
   788   0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   789                           
   790                           ; Vector 77 : CLC4
   791   0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   792                           
   793                           ; Vector 78 : Undefined
   794   0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   795                           
   796                           ; Vector 79 : Undefined
   797   0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   798                           
   799                           ; Vector 80 : INT2
   800   0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   801                           
   802                           ; Vector 81 : CLC5
   803   0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   804                           
   805                           ; Vector 82 : CWG2
   806   0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   807                           
   808                           ; Vector 83 : NCO2
   809   0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   810                           
   811                           ; Vector 84 : DMA3SCNT
   812   0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   813                           
   814                           ; Vector 85 : DMA3DCNT
   815   0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   816                           
   817                           ; Vector 86 : DMA3OR
   818   0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   819                           
   820                           ; Vector 87 : DMA3A
   821   0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   822                           
   823                           ; Vector 88 : CCP3
   824   0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   825                           
   826                           ; Vector 89 : CLC6
   827   0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   828                           
   829                           ; Vector 90 : CWG3
   830   0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   831                           
   832                           ; Vector 91 : TMR4
   833   0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   834                           
   835                           ; Vector 92 : DMA4SCNT
   836   0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   837                           
   838                           ; Vector 93 : DMA4DCNT
   839   0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   840                           
   841                           ; Vector 94 : DMA4OR
   842   0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   843                           
   844                           ; Vector 95 : DMA4A
   845   0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   846                           
   847                           ; Vector 96 : U4RX
   848   0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   849                           
   850                           ; Vector 97 : U4TX
   851   0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   852                           
   853                           ; Vector 98 : U4E
   854   0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   855                           
   856                           ; Vector 99 : U4
   857   0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   858                           
   859                           ; Vector 100 : DMA5SCNT
   860   0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
   861                           
   862                           ; Vector 101 : DMA5DCNT
   863   0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
   864                           
   865                           ; Vector 102 : DMA5OR
   866   0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
   867                           
   868                           ; Vector 103 : DMA5A
   869   0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
   870                           
   871                           ; Vector 104 : U5RX
   872   0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
   873                           
   874                           ; Vector 105 : U5TX
   875   0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
   876                           
   877                           ; Vector 106 : U5E
   878   0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
   879                           
   880                           ; Vector 107 : U5
   881   0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
   882                           
   883                           ; Vector 108 : DMA6SCNT
   884   0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
   885                           
   886                           ; Vector 109 : DMA6DCNT
   887   0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
   888                           
   889                           ; Vector 110 : DMA6OR
   890   0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
   891                           
   892                           ; Vector 111 : DMA6A
   893   0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
   894                           
   895                           ; Vector 112 : Undefined
   896   0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
   897                           
   898                           ; Vector 113 : CLC7
   899   0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
   900                           
   901                           ; Vector 114 : CMP2
   902   0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
   903                           
   904                           ; Vector 115 : NCO3
   905   0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
   906                           
   907                           ; Vector 116 : Undefined
   908   0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
   909                           
   910                           ; Vector 117 : Undefined
   911   0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
   912                           
   913                           ; Vector 118 : Undefined
   914   0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
   915                           
   916                           ; Vector 119 : Undefined
   917   0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
   918                           
   919                           ; Vector 120 : NVM
   920   0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
   921                           
   922                           ; Vector 121 : CLC8
   923   0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
   924                           
   925                           ; Vector 122 : CRC
   926   0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
   927                           
   928                           ; Vector 123 : TMR6
   929   0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
   930   000100                     ivt0x8_undefint:
   931                           	callstack 0
   932   000100  00FF               	reset	
   933   000000                     
   934                           	psect	rparam
   935   000000                     
   936                           	psect	idloc
   937                           
   938                           ;Config register IDLOC0 @ 0x200000
   939                           ;	unspecified, using default values
   940   200000                     	org	2097152
   941   200000  0FFF               	dw	4095
   942                           
   943                           ;Config register IDLOC1 @ 0x200002
   944                           ;	unspecified, using default values
   945   200002                     	org	2097154
   946   200002  0FFF               	dw	4095
   947                           
   948                           ;Config register IDLOC2 @ 0x200004
   949                           ;	unspecified, using default values
   950   200004                     	org	2097156
   951   200004  0FFF               	dw	4095
   952                           
   953                           ;Config register IDLOC3 @ 0x200006
   954                           ;	unspecified, using default values
   955   200006                     	org	2097158
   956   200006  0FFF               	dw	4095
   957                           
   958                           ;Config register IDLOC4 @ 0x200008
   959                           ;	unspecified, using default values
   960   200008                     	org	2097160
   961   200008  0FFF               	dw	4095
   962                           
   963                           ;Config register IDLOC5 @ 0x20000A
   964                           ;	unspecified, using default values
   965   20000A                     	org	2097162
   966   20000A  0FFF               	dw	4095
   967                           
   968                           ;Config register IDLOC6 @ 0x20000C
   969                           ;	unspecified, using default values
   970   20000C                     	org	2097164
   971   20000C  0FFF               	dw	4095
   972                           
   973                           ;Config register IDLOC7 @ 0x20000E
   974                           ;	unspecified, using default values
   975   20000E                     	org	2097166
   976   20000E  0FFF               	dw	4095
   977                           
   978                           ;Config register IDLOC8 @ 0x200010
   979                           ;	unspecified, using default values
   980   200010                     	org	2097168
   981   200010  0FFF               	dw	4095
   982                           
   983                           ;Config register IDLOC9 @ 0x200012
   984                           ;	unspecified, using default values
   985   200012                     	org	2097170
   986   200012  0FFF               	dw	4095
   987                           
   988                           ;Config register IDLOC10 @ 0x200014
   989                           ;	unspecified, using default values
   990   200014                     	org	2097172
   991   200014  0FFF               	dw	4095
   992                           
   993                           ;Config register IDLOC11 @ 0x200016
   994                           ;	unspecified, using default values
   995   200016                     	org	2097174
   996   200016  0FFF               	dw	4095
   997                           
   998                           ;Config register IDLOC12 @ 0x200018
   999                           ;	unspecified, using default values
  1000   200018                     	org	2097176
  1001   200018  0FFF               	dw	4095
  1002                           
  1003                           ;Config register IDLOC13 @ 0x20001A
  1004                           ;	unspecified, using default values
  1005   20001A                     	org	2097178
  1006   20001A  0FFF               	dw	4095
  1007                           
  1008                           ;Config register IDLOC14 @ 0x20001C
  1009                           ;	unspecified, using default values
  1010   20001C                     	org	2097180
  1011   20001C  0FFF               	dw	4095
  1012                           
  1013                           ;Config register IDLOC15 @ 0x20001E
  1014                           ;	unspecified, using default values
  1015   20001E                     	org	2097182
  1016   20001E  0FFF               	dw	4095
  1017                           
  1018                           ;Config register IDLOC16 @ 0x200020
  1019                           ;	unspecified, using default values
  1020   200020                     	org	2097184
  1021   200020  0FFF               	dw	4095
  1022                           
  1023                           ;Config register IDLOC17 @ 0x200022
  1024                           ;	unspecified, using default values
  1025   200022                     	org	2097186
  1026   200022  0FFF               	dw	4095
  1027                           
  1028                           ;Config register IDLOC18 @ 0x200024
  1029                           ;	unspecified, using default values
  1030   200024                     	org	2097188
  1031   200024  0FFF               	dw	4095
  1032                           
  1033                           ;Config register IDLOC19 @ 0x200026
  1034                           ;	unspecified, using default values
  1035   200026                     	org	2097190
  1036   200026  0FFF               	dw	4095
  1037                           
  1038                           ;Config register IDLOC20 @ 0x200028
  1039                           ;	unspecified, using default values
  1040   200028                     	org	2097192
  1041   200028  0FFF               	dw	4095
  1042                           
  1043                           ;Config register IDLOC21 @ 0x20002A
  1044                           ;	unspecified, using default values
  1045   20002A                     	org	2097194
  1046   20002A  0FFF               	dw	4095
  1047                           
  1048                           ;Config register IDLOC22 @ 0x20002C
  1049                           ;	unspecified, using default values
  1050   20002C                     	org	2097196
  1051   20002C  0FFF               	dw	4095
  1052                           
  1053                           ;Config register IDLOC23 @ 0x20002E
  1054                           ;	unspecified, using default values
  1055   20002E                     	org	2097198
  1056   20002E  0FFF               	dw	4095
  1057                           
  1058                           ;Config register IDLOC24 @ 0x200030
  1059                           ;	unspecified, using default values
  1060   200030                     	org	2097200
  1061   200030  0FFF               	dw	4095
  1062                           
  1063                           ;Config register IDLOC25 @ 0x200032
  1064                           ;	unspecified, using default values
  1065   200032                     	org	2097202
  1066   200032  0FFF               	dw	4095
  1067                           
  1068                           ;Config register IDLOC26 @ 0x200034
  1069                           ;	unspecified, using default values
  1070   200034                     	org	2097204
  1071   200034  0FFF               	dw	4095
  1072                           
  1073                           ;Config register IDLOC27 @ 0x200036
  1074                           ;	unspecified, using default values
  1075   200036                     	org	2097206
  1076   200036  0FFF               	dw	4095
  1077                           
  1078                           ;Config register IDLOC28 @ 0x200038
  1079                           ;	unspecified, using default values
  1080   200038                     	org	2097208
  1081   200038  0FFF               	dw	4095
  1082                           
  1083                           ;Config register IDLOC29 @ 0x20003A
  1084                           ;	unspecified, using default values
  1085   20003A                     	org	2097210
  1086   20003A  0FFF               	dw	4095
  1087                           
  1088                           ;Config register IDLOC30 @ 0x20003C
  1089                           ;	unspecified, using default values
  1090   20003C                     	org	2097212
  1091   20003C  0FFF               	dw	4095
  1092                           
  1093                           ;Config register IDLOC31 @ 0x20003E
  1094                           ;	unspecified, using default values
  1095   20003E                     	org	2097214
  1096   20003E  0FFF               	dw	4095
  1097                           
  1098                           	psect	config
  1099                           
  1100                           ;Config register CONFIG1 @ 0x300000
  1101                           ;	External Oscillator Selection
  1102                           ;	FEXTOSC = OFF, Oscillator not enabled
  1103                           ;	Reset Oscillator Selection
  1104                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1105   300000                     	org	3145728
  1106   300000  8C                 	db	140
  1107                           
  1108                           ;Config register CONFIG2 @ 0x300001
  1109                           ;	Clock out Enable bit
  1110                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1111                           ;	PRLOCKED One-Way Set Enable bit
  1112                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1113                           ;	Clock Switch Enable bit
  1114                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1115                           ;	Fail-Safe Clock Monitor Enable bit
  1116                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1117   300001                     	org	3145729
  1118   300001  D5                 	db	213
  1119                           
  1120                           ;Config register CONFIG3 @ 0x300002
  1121                           ;	MCLR Enable bit
  1122                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1123                           ;	Power-up timer selection bits
  1124                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1125                           ;	Multi-vector enable bit
  1126                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1127                           ;	IVTLOCK bit One-way set enable bit
  1128                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1129                           ;	Low Power BOR Enable bit
  1130                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1131                           ;	Brown-out Reset Enable bits
  1132                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1133   300002                     	org	3145730
  1134   300002  EF                 	db	239
  1135                           
  1136                           ;Config register CONFIG4 @ 0x300003
  1137                           ;	Brown-out Reset Voltage Selection bits
  1138                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1139                           ;	ZCD Disable bit
  1140                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1141                           ;	PPSLOCK bit One-Way Set Enable bit
  1142                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1143                           ;	Stack Full/Underflow Reset Enable bit
  1144                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1145                           ;	Low Voltage Programming Enable bit
  1146                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1147                           ;	Extended Instruction Set Enable bit
  1148                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1149   300003                     	org	3145731
  1150   300003  C7                 	db	199
  1151                           
  1152                           ;Config register CONFIG5 @ 0x300004
  1153                           ;	WDT Period selection bits
  1154                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1155                           ;	WDT operating mode
  1156                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1157   300004                     	org	3145732
  1158   300004  9F                 	db	159
  1159                           
  1160                           ;Config register CONFIG6 @ 0x300005
  1161                           ;	WDT Window Select bits
  1162                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1163                           ;	WDT input clock selector
  1164                           ;	WDTCCS = SC, Software Control
  1165   300005                     	org	3145733
  1166   300005  FF                 	db	255
  1167                           
  1168                           ;Config register CONFIG7 @ 0x300006
  1169                           ;	Boot Block Size selection bits
  1170                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1171                           ;	Boot Block enable bit
  1172                           ;	BBEN = OFF, Boot block disabled
  1173                           ;	Storage Area Flash enable bit
  1174                           ;	SAFEN = OFF, SAF disabled
  1175                           ;	Background Debugger
  1176                           ;	DEBUG = OFF, Background Debugger disabled
  1177   300006                     	org	3145734
  1178   300006  FF                 	db	255
  1179                           
  1180                           ;Config register CONFIG8 @ 0x300007
  1181                           ;	Boot Block Write Protection bit
  1182                           ;	WRTB = OFF, Boot Block not Write protected
  1183                           ;	Configuration Register Write Protection bit
  1184                           ;	WRTC = OFF, Configuration registers not Write protected
  1185                           ;	Data EEPROM Write Protection bit
  1186                           ;	WRTD = OFF, Data EEPROM not Write protected
  1187                           ;	SAF Write protection bit
  1188                           ;	WRTSAF = OFF, SAF not Write Protected
  1189                           ;	Application Block write protection bit
  1190                           ;	WRTAPP = OFF, Application Block not write protected
  1191   300007                     	org	3145735
  1192   300007  FF                 	db	255
  1193                           
  1194                           ; Padding undefined space
  1195   300008                     	org	3145736
  1196   300008  FF                 	db	255
  1197                           
  1198                           ;Config register CONFIG10 @ 0x300009
  1199                           ;	PFM and Data EEPROM Code Protection bit
  1200                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1201   300009                     	org	3145737
  1202   300009  FF                 	db	255
  1203                           tosu	equ	0x4FF
  1204                           tosh	equ	0x4FE
  1205                           tosl	equ	0x4FD
  1206                           stkptr	equ	0x4FC
  1207                           pclatu	equ	0x4FB
  1208                           pclath	equ	0x4FA
  1209                           pcl	equ	0x4F9
  1210                           tblptru	equ	0x4F8
  1211                           tblptrh	equ	0x4F7
  1212                           tblptrl	equ	0x4F6
  1213                           tablat	equ	0x4F5
  1214                           prodh	equ	0x4F4
  1215                           prodl	equ	0x4F3
  1216                           indf0	equ	0x4EF
  1217                           postinc0	equ	0x4EE
  1218                           postdec0	equ	0x4ED
  1219                           preinc0	equ	0x4EC
  1220                           plusw0	equ	0x4EB
  1221                           fsr0h	equ	0x4EA
  1222                           fsr0l	equ	0x4E9
  1223                           wreg	equ	0x4E8
  1224                           indf1	equ	0x4E7
  1225                           postinc1	equ	0x4E6
  1226                           postdec1	equ	0x4E5
  1227                           preinc1	equ	0x4E4
  1228                           plusw1	equ	0x4E3
  1229                           fsr1h	equ	0x4E2
  1230                           fsr1l	equ	0x4E1
  1231                           bsr	equ	0x4E0
  1232                           indf2	equ	0x4DF
  1233                           postinc2	equ	0x4DE
  1234                           postdec2	equ	0x4DD
  1235                           preinc2	equ	0x4DC
  1236                           plusw2	equ	0x4DB
  1237                           fsr2h	equ	0x4DA
  1238                           fsr2l	equ	0x4D9
  1239                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      8       9
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Init_Internal_Oscillator
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _External_Int in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _External_Int in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _External_Int in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _External_Int in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _External_Int in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _External_Int in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _External_Int in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _External_Int in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _External_Int in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _External_Int in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _External_Int in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _External_Int in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _External_Int in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _External_Int in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _External_Int in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _External_Int in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _External_Int in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _External_Int in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _External_Int in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _External_Int in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _External_Int in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _External_Int in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _External_Int in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _External_Int in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _External_Int in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _External_Int in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _External_Int in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _External_Int in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _External_Int in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _External_Int in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _External_Int in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _External_Int in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _External_Int in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     169
                                              6 COMRAM     2     2      0
                  _Init_External_Int
           _Init_Internal_Oscillator
                   _Init_System_Gpio
 ---------------------------------------------------------------------------------
 (1) _Init_System_Gpio                                     0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              4 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              1 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_External_Int                                    0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _External_Int                                         1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_External_Int
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_System_Gpio

 _External_Int (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM            1FFF      0       0      70        0.0%
EEDATA             400      0       0       0        0.0%
BITBIGSFRhhllll    34E      0       0      80        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBIGSFRl          AD      0       0      82        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBIGSFRhhllh      96      0       0      78        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      8       9       1        9.5%
BITBIGSFRhhhhh      29      0       0      71        0.0%
BITBIGSFRhhhll      13      0       0      76        0.0%
BITBIGSFRhhlh        F      0       0      77        0.0%
BITBIGSFRhhlllh      7      0       0      79        0.0%
BITBIGSFRhhhhl       7      0       0      72        0.0%
BITBIGSFRhhhlhl      3      0       0      74        0.0%
BITBIGSFRhl          3      0       0      81        0.0%
BITBIGSFRhhhlhh      2      0       0      73        0.0%
BITBIGSFRhhhlhl      2      0       0      75        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       9      58        0.0%
DATA                 0      0       9       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri May 05 19:38:53 2023

                               l7 018C                                l61 01D4                                l64 0200  
                              l58 020C                                u47 01A8                               l800 019E  
                             l750 01BE                               l752 01CC                               l754 01D0  
                             l756 0202                               l782 0152                               l790 01F4  
                             l784 015C                               l792 018E                               l786 0172  
                             l794 0192                               l788 01EC                               l796 0196  
                             l798 019A                               wreg 04E8                              _LATF 04C3  
                            i2l47 0150                 ?_FM_Hfintosc_Init 0502                              _main 018E  
                            fsr2h 04DA                              indf2 04DF                              fsr2l 04D9  
              ??_FM_Hfintosc_Init 0504                              start 0102                      ___param_bank 0000  
                           ?_main 0501                             i2l760 0116                             i2l770 014E  
                           i2l762 0124                             i2l764 0134                             i2l766 013C  
                           i2l758 0108                             i2l768 0140                             _PORTA 04CE  
                           _TRISA 04C6                             _TRISB 04C7                             _TRISF 04CB  
Init_Internal_Oscillator@my_clock 0505                             status 04D8                   __initialization 01D6  
                    __end_of_main 01BE                            ??_main 0507          __end_of_Init_System_Gpio 01D6  
                   __activetblptr 0000                            _ANSELA 0400                            _ANSELB 0408  
                          i2u1_40 0116                            i2u1_41 0112                            i2u2_40 0124  
                          i2u2_41 0120                            i2u3_40 0134                            i2u3_41 0130  
                          i2u5_47 0146                     ?_External_Int 0501                            isa$std 0001  
                      __accesstop 0560           __end_of__initialization 01E6                     ___rparam_used 0001  
                  ??_External_Int 0501                    __pcstackCOMRAM 0501                      _system_flags 0509  
                  ivt0x8_undefint 0100      FM_Hfintosc_Init@clock_params 0502                           IVTBASEH 045E  
                         IVTBASEL 045D                           IVTBASEU 045F                 _Init_External_Int 0202  
              ?_Init_External_Int 0501         ?_Init_Internal_Oscillator 0501               ??_Init_External_Int 0502  
       __end_of_Init_External_Int 020E                           __Hparam 0000                           __Lparam 0000  
                         __pcinit 01D6                           __ramtop 2600                           __ptext0 018E  
                         __ptext1 01BE                           __ptext2 01EC                           __ptext3 0152  
                         __ptext4 0202                           __ptext5 0108                 ?_Init_System_Gpio 0501  
              ??_Init_System_Gpio 0502              __end_of_External_Int 0152              end_of_initialization 01E6  
                _FM_Hfintosc_Init 0152               start_initialization 01D6                        ivt0x8_base 0008  
__end_of_Init_Internal_Oscillator 0202                       __pbssCOMRAM 0509                      _External_Int 0108  
                        _PIE1bits 049F                          _PIR1bits 04AF          _Init_Internal_Oscillator 01EC  
                     _INTCON0bits 04D6          __end_of_FM_Hfintosc_Init 018E                          __Hrparam 0000  
                        __Lrparam 0000                          __pivt0x8 0008                       _OSCCON1bits 00AD  
                        isa$xinst 0000                          intlevel2 0000                  _Init_System_Gpio 01BE  
                      _OSCFRQbits 00B1        ??_Init_Internal_Oscillator 0505  
