
---------- Begin Simulation Statistics ----------
final_tick                               174666502500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713676                       # Number of bytes of host memory used
host_op_rate                                   333804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.59                       # Real time elapsed on the host
host_tick_rate                              583024202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003472                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174667                       # Number of seconds simulated
sim_ticks                                174666502500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.622319                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596392                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               598653                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               717                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599475                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              169                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601149                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     506                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003472                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.493330                       # CPI: cycles per instruction
system.cpu.discardedOps                          2279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901851                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094705                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       232658760                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286260                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        349333005                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50005675     50.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::MemRead               36901771     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095970     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003472                       # Class of committed instruction
system.cpu.tickCycles                       116674245                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1455299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2943741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1487099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2975594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            375                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1455126                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487874                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4432183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4432183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188388352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188388352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488442                       # Request fanout histogram
system.membus.respLayer1.occupancy         7843332750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9359462500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2941998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487874                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4462910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4464090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190390400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190432768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1455674                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93128064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2944170                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2943766     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    403      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2944170                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2974813000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2231968996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            777499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487965                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488447                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               482                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487965                       # number of overall misses
system.l2.overall_misses::total               1488447                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36329000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 118831042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118867371500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36329000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 118831042500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118867371500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488496                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.930502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999967                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999967                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75371.369295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79861.450034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79859.996023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75371.369295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79861.450034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79859.996023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1455126                       # number of writebacks
system.l2.writebacks::total                   1455126                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 103951163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 103982613500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 103951163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 103982613500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65385.654886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69861.483601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69860.037207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65385.654886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69861.483601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69860.037207                       # average overall mshr miss latency
system.l2.replacements                        1455674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1486872                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1486872                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1486872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1486872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 118823759000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  118823759000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79861.439208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79861.439208                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 103945019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 103945019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69861.439208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69861.439208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36329000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36329000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75371.369295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75371.369295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65385.654886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65385.654886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7283500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7283500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.875000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80038.461538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80038.461538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.836538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70620.689655                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70620.689655                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32428.054587                       # Cycle average of tags in use
system.l2.tags.total_refs                     2975561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488442                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.310144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32418.744443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24247                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25292970                       # Number of tag accesses
system.l2.tags.data_accesses                 25292970                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95229504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93128064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93128064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1455126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1455126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            176244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         545207596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545383841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       176244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           176244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      533176440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            533176440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      533176440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           176244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        545207596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1078560281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000519116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4382757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1366937                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1455126                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             90883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90880                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14796066000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42704353500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9940.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28690.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1364916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1350267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    824.968702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   691.007093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.415190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13339      5.84%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9859      4.32%     10.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7570      3.32%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10604      4.64%     18.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16038      7.02%     25.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6693      2.93%     28.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6280      2.75%     30.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10271      4.50%     35.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147701     64.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228355                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.448194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.080093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.025627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        90490    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.079841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.074343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.441067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87498     96.69%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.01%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1737      1.92%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1247      1.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93126208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93128064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       545.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       533.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    533.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174666467000                       # Total gap between requests
system.mem_ctrls.avgGap                      59338.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95229504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93126208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 176244.440458753699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 545207596.402177929878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 533165814.091915011406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11763500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42692590000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4239148128750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24456.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28692.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2913251.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            815480820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            433434540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313837900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3798030240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13787604480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41494371510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32129308320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97772067810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.764273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82318764500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5832320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86515418000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            814981020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            433172685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5313637980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3797576100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13787604480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41480059950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32141360160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97768392375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.743231                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  82358679750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5832320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86475502750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5362087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5362087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5362087                       # number of overall hits
system.cpu.icache.overall_hits::total         5362087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          518                       # number of overall misses
system.cpu.icache.overall_misses::total           518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38013500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38013500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38013500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38013500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5362605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5362605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5362605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5362605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73385.135135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73385.135135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73385.135135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73385.135135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.icache.writebacks::total               144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37495500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37495500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72385.135135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72385.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72385.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72385.135135                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5362087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5362087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38013500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38013500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5362605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5362605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73385.135135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73385.135135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37495500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37495500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72385.135135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72385.135135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.954189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5362605                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10352.519305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.954189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10725728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10725728                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45831933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45831933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45831959                       # number of overall hits
system.cpu.dcache.overall_hits::total        45831959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975839                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 237206888500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237206888500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 237206888500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237206888500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48807758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48807758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48807798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48807798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79711.303084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79711.303084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79710.928078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79710.928078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1486872                       # number of writebacks
system.cpu.dcache.writebacks::total           1486872                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 121062261000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121062261000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 121063090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121063090000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030486                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030486                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030486                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030486                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81360.850745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81360.850745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81360.861089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81360.861089                       # average overall mshr miss latency
system.cpu.dcache.replacements                1486954                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35711772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35711772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73543.269231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73543.269231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71940.860215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71940.860215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10120161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10120161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2975721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2975721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 237199240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 237199240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79711.518654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79711.518654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 121055570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121055570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81361.439544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81361.439544                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.350000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.350000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       829000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       829000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        73500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.445299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47319984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.801535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.445299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99103670                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99103670                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174666502500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
