m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb
Eampersand
Z0 w1512327189
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/AMPERSAND.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
Z7 OV;C;10.5b;63
32
Z8 !s110 1512743254
!i10b 1
Z9 !s108 1512743254.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/AMPERSAND.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/AMPERSAND.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ebk_19bit
Z14 w1512740849
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
l0
L5
Vd?hNAonmDN^k@5H@3f^oz3
!s100 FzB4d>9eN<aTjaDz@aU]91
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
Z18 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_19bit 0 22 d?hNAonmDN^k@5H@3f^oz3
l43
L14
Vo6;zFOHhQcTYK]b;f2@;n0
!s100 ib>c`7nVBhR38KG?XFi2F1
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ebk_2bit
R14
R2
R3
R4
Z19 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_2bit.vhd
Z20 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_2bit.vhd
l0
L5
VA9c?KT`Phl65<B0Kdh=bD0
!s100 JzT]UG3SghejohdVfMj`L1
R7
32
R8
!i10b 1
R9
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_2bit.vhd|
Z22 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 A9c?KT`Phl65<B0Kdh=bD0
l34
L14
VVRZhSdnOd?W0^iJ9fE6943
!s100 GS:M6m9^KmLIFY2a<bDI^1
R7
32
R8
!i10b 1
R9
R21
R22
!i113 1
R12
R13
Ebk_4bit
R14
R2
R3
R4
Z23 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_4bit.vhd
Z24 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_4bit.vhd
l0
L5
V<ffZo^PN7bUi40V<TeKEM3
!s100 VkF43:h1UW92a_@HjMcn;3
R7
32
R8
!i10b 1
R9
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_4bit.vhd|
Z26 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 <ffZo^PN7bUi40V<TeKEM3
l43
L14
V5KBk97VXUKfB>;:7^:ZiJ0
!s100 Jnb7eRa87zX0j[79DU0dW0
R7
32
R8
!i10b 1
R9
R25
R26
!i113 1
R12
R13
Ebk_9bit
R14
R2
R3
R4
Z27 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_9bit.vhd
Z28 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_9bit.vhd
l0
L5
Vim0OcAX261<>`Q]D]4a5z3
!s100 `:;Y935Kd@Li6:ZHNA?WM2
R7
32
R8
!i10b 1
R9
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_9bit.vhd|
Z30 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 im0OcAX261<>`Q]D]4a5z3
l43
L14
V`RW1h;IN6AkW>XkoHkkW51
!s100 o04YUY_CV00keIfbcaSil3
R7
32
R8
!i10b 1
R9
R29
R30
!i113 1
R12
R13
Ecarry_unit
R0
R1
R2
R3
R4
Z31 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/CARRY_UNIT.vhd
Z32 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R8
!i10b 1
R9
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/CARRY_UNIT.vhd|
Z34 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R8
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Efa_array
R0
R1
R2
R3
R4
Z35 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FA_ARRAY.vhd
Z36 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R8
!i10b 1
R9
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FA_ARRAY.vhd|
Z38 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
VR5]LQFdEZ]IQJoIn:EkYc0
!s100 PN>aUMgSln8Cl;ki<Mj5g1
R7
32
R8
!i10b 1
R9
R37
R38
!i113 1
R12
R13
Efulladd
R0
R2
R3
R4
Z39 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FULLADD.vhd
Z40 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FULLADD.vhd
l0
L4
VKo=]T8LY<TF>:c0EacDc`3
!s100 nKGYGEA0Cz7_bkca538B82
R7
32
Z41 !s110 1512743255
!i10b 1
Z42 !s108 1512743255.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FULLADD.vhd|
Z44 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/FULLADD.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 Ko=]T8LY<TF>:c0EacDc`3
l11
L10
VgA3`VVL1hbz]^;`aCnmed1
!s100 i;PUaOXZ<fh7Uim9YOVaM0
R7
32
R41
!i10b 1
R42
R43
R44
!i113 1
R12
R13
Egp_unit
R0
R1
R2
R3
R4
Z45 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/GP_UNIT.vhd
Z46 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R41
!i10b 1
R42
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/GP_UNIT.vhd|
Z48 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
Z49 DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
Z50 V]bhFZ?H1Az0Po3a[kjZ1n0
Z51 !s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R41
!i10b 1
R42
R47
R48
!i113 1
R12
R13
Epp_adder19
Z52 w1512743204
R1
R2
R3
R4
Z53 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
Z54 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
l0
L5
V3Ab_Ioj:e;<QJK8nkKU@^2
!s100 lPQ<o2O<64H8M=RVZOG1P1
R7
32
R8
!i10b 1
R9
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
Z56 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder19 0 22 3Ab_Ioj:e;<QJK8nkKU@^2
l61
L15
VCP[@BiKak_YMBDZzC6D;X3
!s100 0UDXU6Ea7l@=Yge_1G0T30
R7
32
R8
!i10b 1
R9
R55
R56
!i113 1
R12
R13
Etb_adder19
Z57 w1512743251
Z58 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z59 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/tb/TB_ADDER19.vhd
Z60 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/tb/TB_ADDER19.vhd
l0
L6
VVJB5lI7YRb`02IflnkRmk2
!s100 nSid<EXYUnBYkY<SA74i62
R7
32
R8
!i10b 1
R9
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/tb/TB_ADDER19.vhd|
Z62 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/tb/TB_ADDER19.vhd|
!i113 1
R12
R13
Abeh
R58
R1
R2
R3
DEx4 work 10 tb_adder19 0 22 VJB5lI7YRb`02IflnkRmk2
l31
L10
V@YhLZh9Af?GgZj:hEelZa0
!s100 [afK8JF4SMh7:ST;0f0KD3
R7
32
R8
!i10b 1
R9
R61
R62
!i113 1
R12
R13
