<?xml version="1.0"?>
<block name="c17.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:6c2439067677536e3de8729b42a7ec800d4a44cf1ca17a5250c98cedbe8b268d" atom_netlist_id="SHA256:b0791fd032c175e3d5aed0c57f0d5c2cafee8bd123f330451ff375e879388f75">
	<inputs>G1 G3 G2 G4 G5</inputs>
	<outputs>out:G16 out:G17</outputs>
	<clocks></clocks>
	<block name="G16" instance="LAB[0]" mode="LAB">
		<inputs>
			<port name="data_in">open G2 G5 G4 G3 G1 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open open alm[9].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="open" instance="alm[0]" />
		<block name="open" instance="alm[1]" />
		<block name="open" instance="alm[2]" />
		<block name="open" instance="alm[3]" />
		<block name="open" instance="alm[4]" />
		<block name="open" instance="alm[5]" />
		<block name="open" instance="alm[6]" />
		<block name="open" instance="alm[7]" />
		<block name="open" instance="alm[8]" />
		<block name="G16" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[1]-&gt;LAB_datain open LAB.data_in[4]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain open LAB.data_in[3]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G17" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G17" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 3 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G17</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G16" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G16" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G16" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G16</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="out:G16" instance="io[1]" mode="io">
		<inputs>
			<port name="core_in">G16 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G16" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G16" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G17" instance="io[2]" mode="io">
		<inputs>
			<port name="core_in">G17 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G17" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G17" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G1" instance="io[3]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G1" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G1" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G1</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G3" instance="io[4]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G3" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G3" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G3</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G2" instance="io[5]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G2" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G2" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G2</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G4" instance="io[6]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G4" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G4" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G4</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G5" instance="io[7]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G5" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G5" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G5</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
</block>
