Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Tue Feb  4 15:37:18 2025
| Host         : c306-pc3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: uop_wire_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uop_wire_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uop_wire_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uop_wire_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uop_wire_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.369        0.000                      0                   11        0.247        0.000                      0                   11        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.369        0.000                      0                   11        0.247        0.000                      0                   11        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.484ns (34.589%)  route 0.915ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.421     3.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     4.356 r  next_sync_reg/Q
                         net (fo=2, routed)           0.552     4.909    next_sync
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.105     5.014 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.363     5.377    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
                         clock pessimism              0.212    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.168    13.746    uop_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.484ns (34.589%)  route 0.915ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.421     3.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     4.356 r  next_sync_reg/Q
                         net (fo=2, routed)           0.552     4.909    next_sync
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.105     5.014 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.363     5.377    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
                         clock pessimism              0.212    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.168    13.746    uop_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.484ns (34.589%)  route 0.915ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.421     3.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     4.356 r  next_sync_reg/Q
                         net (fo=2, routed)           0.552     4.909    next_sync
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.105     5.014 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.363     5.377    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
                         clock pessimism              0.212    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.168    13.746    uop_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.484ns (34.589%)  route 0.915ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.421     3.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     4.356 r  next_sync_reg/Q
                         net (fo=2, routed)           0.552     4.909    next_sync
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.105     5.014 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.363     5.377    next_pulse
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/C
                         clock pessimism              0.212    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X1Y64          FDPE (Setup_fdpe_C_CE)      -0.168    13.746    uop_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.484ns (34.589%)  route 0.915ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.421     3.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     4.356 r  next_sync_reg/Q
                         net (fo=2, routed)           0.552     4.909    next_sync
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.105     5.014 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.363     5.377    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/C
                         clock pessimism              0.212    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.168    13.746    uop_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 uop_wire_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.601ns (50.534%)  route 0.588ns (49.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.419     3.975    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.348     4.323 r  uop_wire_reg[1]/Q
                         net (fo=10, routed)          0.588     4.912    uop_wire_reg[1]
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.253     5.165 r  uop_wire[1]_i_1/O
                         net (fo=1, routed)           0.000     5.165    uop_wire0[1]
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
                         clock pessimism              0.238    13.975    
                         clock uncertainty           -0.035    13.940    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.069    14.009    uop_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 uop_wire_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.604ns (51.781%)  route 0.562ns (48.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.419     3.975    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.348     4.323 r  uop_wire_reg[4]/Q
                         net (fo=3, routed)           0.562     4.886    uop_wire_reg[4]
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.256     5.142 r  uop_wire[4]_i_2/O
                         net (fo=1, routed)           0.000     5.142    uop_wire[4]_i_2_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/C
                         clock pessimism              0.238    13.975    
                         clock uncertainty           -0.035    13.940    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.069    14.009    uop_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 uop_wire_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.484ns (45.850%)  route 0.572ns (54.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.419     3.975    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.379     4.354 f  uop_wire_reg[0]/Q
                         net (fo=11, routed)          0.572     4.926    uop_wire_reg[0]
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.105     5.031 r  uop_wire[0]_i_1/O
                         net (fo=1, routed)           0.000     5.031    uop_wire[0]_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
                         clock pessimism              0.238    13.975    
                         clock uncertainty           -0.035    13.940    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.032    13.972    uop_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 uop_wire_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.484ns (46.132%)  route 0.565ns (53.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.419     3.975    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.379     4.354 r  uop_wire_reg[2]/Q
                         net (fo=9, routed)           0.565     4.920    uop_wire_reg[2]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.105     5.025 r  uop_wire[3]_i_1/O
                         net (fo=1, routed)           0.000     5.025    uop_wire[3]_i_1_n_0
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/C
                         clock pessimism              0.238    13.975    
                         clock uncertainty           -0.035    13.940    
    SLICE_X1Y64          FDPE (Setup_fdpe_C_D)        0.033    13.973    uop_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             8.949ns  (required time - arrival time)
  Source:                 uop_wire_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.484ns (46.220%)  route 0.563ns (53.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.419     3.975    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.379     4.354 r  uop_wire_reg[2]/Q
                         net (fo=9, routed)           0.563     4.918    uop_wire_reg[2]
    SLICE_X1Y64          LUT3 (Prop_lut3_I2_O)        0.105     5.023 r  uop_wire[2]_i_1/O
                         net (fo=1, routed)           0.000     5.023    uop_wire[2]_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.349    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.311    13.737    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
                         clock pessimism              0.238    13.975    
                         clock uncertainty           -0.035    13.940    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.032    13.972    uop_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  8.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uop_wire_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.232ns (65.480%)  route 0.122ns (34.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.128     1.693 r  uop_wire_reg[1]/Q
                         net (fo=10, routed)          0.122     1.816    uop_wire_reg[1]
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.104     1.920 r  uop_wire[4]_i_2/O
                         net (fo=1, routed)           0.000     1.920    uop_wire[4]_i_2_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[4]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.107     1.672    uop_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uop_wire_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.885%)  route 0.122ns (35.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.128     1.693 r  uop_wire_reg[1]/Q
                         net (fo=10, routed)          0.122     1.816    uop_wire_reg[1]
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.098     1.914 r  uop_wire[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    uop_wire[2]_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.092     1.657    uop_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uop_wire_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.885%)  route 0.122ns (35.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.128     1.693 r  uop_wire_reg[1]/Q
                         net (fo=10, routed)          0.122     1.816    uop_wire_reg[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I2_O)        0.098     1.914 r  uop_wire[3]_i_1/O
                         net (fo=1, routed)           0.000     1.914    uop_wire[3]_i_1_n_0
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDPE (Hold_fdpe_C_D)         0.092     1.657    uop_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 next_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_sync_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.613%)  route 0.190ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  next_sync_reg/Q
                         net (fo=2, routed)           0.190     1.896    next_sync
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/C
                         clock pessimism             -0.357     1.565    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.070     1.635    next_sync_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 uop_wire_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.184ns (42.434%)  route 0.250ns (57.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  uop_wire_reg[0]/Q
                         net (fo=11, routed)          0.250     1.956    uop_wire_reg[0]
    SLICE_X1Y64          LUT2 (Prop_lut2_I1_O)        0.043     1.999 r  uop_wire[1]_i_1/O
                         net (fo=1, routed)           0.000     1.999    uop_wire0[1]
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.107     1.672    uop_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 uop_wire_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.698%)  route 0.250ns (57.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  uop_wire_reg[0]/Q
                         net (fo=11, routed)          0.250     1.956    uop_wire_reg[0]
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.045     2.001 r  uop_wire[0]_i_1/O
                         net (fo=1, routed)           0.000     2.001    uop_wire[0]_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.092     1.657    uop_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 next_sync_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.336%)  route 0.326ns (63.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 f  next_sync_prev_reg/Q
                         net (fo=1, routed)           0.166     1.872    next_sync_prev
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.160     2.077    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[0]/C
                         clock pessimism             -0.342     1.580    
    SLICE_X1Y64          FDCE (Hold_fdce_C_CE)       -0.039     1.541    uop_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 next_sync_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.336%)  route 0.326ns (63.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 f  next_sync_prev_reg/Q
                         net (fo=1, routed)           0.166     1.872    next_sync_prev
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.160     2.077    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[1]/C
                         clock pessimism             -0.342     1.580    
    SLICE_X1Y64          FDCE (Hold_fdce_C_CE)       -0.039     1.541    uop_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 next_sync_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.336%)  route 0.326ns (63.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 f  next_sync_prev_reg/Q
                         net (fo=1, routed)           0.166     1.872    next_sync_prev
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.160     2.077    next_pulse
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  uop_wire_reg[2]/C
                         clock pessimism             -0.342     1.580    
    SLICE_X1Y64          FDCE (Hold_fdce_C_CE)       -0.039     1.541    uop_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 next_sync_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uop_wire_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.336%)  route 0.326ns (63.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.565    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  next_sync_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 f  next_sync_prev_reg/Q
                         net (fo=1, routed)           0.166     1.872    next_sync_prev
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  uop_wire[4]_i_1/O
                         net (fo=5, routed)           0.160     2.077    next_pulse
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.858     1.922    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDPE                                         r  uop_wire_reg[3]/C
                         clock pessimism             -0.342     1.580    
    SLICE_X1Y64          FDPE (Hold_fdpe_C_CE)       -0.039     1.541    uop_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63    next_sync_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63    next_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    uop_wire_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    uop_wire_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    uop_wire_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    uop_wire_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    uop_wire_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    next_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    uop_wire_reg[3]/C



