
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000cc0  00000d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cc0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  0080010e  0080010e  00000d62  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000d62  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000dc0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001f81  00000000  00000000  00000f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000da9  00000000  00000000  00002efd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000da4  00000000  00000000  00003ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000324  00000000  00000000  00004a4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000082b  00000000  00000000  00004d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000daf  00000000  00000000  0000559b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  0000634a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	ec c0       	rjmp	.+472    	; 0x222 <__vector_18>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	37 c1       	rjmp	.+622    	; 0x2e8 <__vector_30>
  7a:	00 00       	nop
  7c:	5e c1       	rjmp	.+700    	; 0x33a <__vector_31>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e0 ec       	ldi	r30, 0xC0	; 192
  a0:	fc e0       	ldi	r31, 0x0C	; 12
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ae 30       	cpi	r26, 0x0E	; 14
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	ae e0       	ldi	r26, 0x0E	; 14
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	ad 31       	cpi	r26, 0x1D	; 29
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	62 d1       	rcall	.+708    	; 0x388 <main>
  c4:	fb c5       	rjmp	.+3062   	; 0xcbc <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
  c8:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <sdv_sys+0x4>
  cc:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <sdv_sys+0x5>
	
	if(d<=D_EMERGENCY)
  d0:	85 31       	cpi	r24, 0x15	; 21
  d2:	91 05       	cpc	r25, r1
  d4:	38 f4       	brcc	.+14     	; 0xe4 <Control_UpdateFromDistance+0x1c>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
  d6:	e4 e1       	ldi	r30, 0x14	; 20
  d8:	f1 e0       	ldi	r31, 0x01	; 1
  da:	83 e0       	ldi	r24, 0x03	; 3
  dc:	81 83       	std	Z+1, r24	; 0x01
		sdv_sys.mode=MODE_EMERGENCY;
  de:	82 e0       	ldi	r24, 0x02	; 2
  e0:	80 83       	st	Z, r24
  e2:	08 95       	ret
	}
	else if(d<=D_CAUTION)
  e4:	c3 97       	sbiw	r24, 0x33	; 51
  e6:	50 f4       	brcc	.+20     	; 0xfc <Control_UpdateFromDistance+0x34>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
  e8:	e4 e1       	ldi	r30, 0x14	; 20
  ea:	f1 e0       	ldi	r31, 0x01	; 1
  ec:	82 e0       	ldi	r24, 0x02	; 2
  ee:	81 83       	std	Z+1, r24	; 0x01
		if(sdv_sys.mode != MODE_EMERGENCY)
  f0:	80 81       	ld	r24, Z
  f2:	82 30       	cpi	r24, 0x02	; 2
  f4:	f1 f0       	breq	.+60     	; 0x132 <Control_UpdateFromDistance+0x6a>
			sdv_sys.mode=MODE_AUTO;
  f6:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <sdv_sys>
  fa:	08 95       	ret
	}
	else
	{
		if(sdv_sys.mode != MODE_EMERGENCY)
  fc:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <sdv_sys>
 100:	82 30       	cpi	r24, 0x02	; 2
 102:	a1 f0       	breq	.+40     	; 0x12c <Control_UpdateFromDistance+0x64>
		{
			if(sdv_sys.last_motor_cmd == SPEED_DOWN)
 104:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <sdv_sys+0x2>
 108:	82 30       	cpi	r24, 0x02	; 2
 10a:	21 f4       	brne	.+8      	; 0x114 <Control_UpdateFromDistance+0x4c>
				sdv_sys.motor_cmd=SPEED_UP;
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <sdv_sys+0x1>
 112:	09 c0       	rjmp	.+18     	; 0x126 <Control_UpdateFromDistance+0x5e>
			else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
 114:	83 30       	cpi	r24, 0x03	; 3
 116:	21 f4       	brne	.+8      	; 0x120 <Control_UpdateFromDistance+0x58>
				sdv_sys.motor_cmd=SPEED_DOWN;
 118:	82 e0       	ldi	r24, 0x02	; 2
 11a:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <sdv_sys+0x1>
 11e:	03 c0       	rjmp	.+6      	; 0x126 <Control_UpdateFromDistance+0x5e>
			else
				sdv_sys.motor_cmd=SPEED_STAY;
 120:	84 e0       	ldi	r24, 0x04	; 4
 122:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <sdv_sys+0x1>
			sdv_sys.mode=MODE_AUTO;
 126:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <sdv_sys>
 12a:	08 95       	ret
		}
		else
		{
			sdv_sys.motor_cmd=MOTOR_STOP;
 12c:	83 e0       	ldi	r24, 0x03	; 3
 12e:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <sdv_sys+0x1>
 132:	08 95       	ret

00000134 <Control_ClearEmergency>:
	}
	
}
void Control_ClearEmergency(void)
{
	sdv_sys.mode      = MODE_AUTO;
 134:	e4 e1       	ldi	r30, 0x14	; 20
 136:	f1 e0       	ldi	r31, 0x01	; 1
 138:	10 82       	st	Z, r1
	sdv_sys.motor_cmd = MOTOR_STOP; // 처음엔 정지 상태로 시작
 13a:	83 e0       	ldi	r24, 0x03	; 3
 13c:	81 83       	std	Z+1, r24	; 0x01
 13e:	08 95       	ret

00000140 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
 140:	dc 01       	movw	r26, r24
 142:	cb 01       	movw	r24, r22
 144:	88 0f       	add	r24, r24
 146:	99 1f       	adc	r25, r25
 148:	aa 1f       	adc	r26, r26
 14a:	bb 1f       	adc	r27, r27
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	aa 1f       	adc	r26, r26
 152:	bb 1f       	adc	r27, r27
 154:	9c 01       	movw	r18, r24
 156:	ad 01       	movw	r20, r26
 158:	22 0f       	add	r18, r18
 15a:	33 1f       	adc	r19, r19
 15c:	44 1f       	adc	r20, r20
 15e:	55 1f       	adc	r21, r21
 160:	22 0f       	add	r18, r18
 162:	33 1f       	adc	r19, r19
 164:	44 1f       	adc	r20, r20
 166:	55 1f       	adc	r21, r21
 168:	60 e0       	ldi	r22, 0x00	; 0
 16a:	70 e0       	ldi	r23, 0x00	; 0
 16c:	81 ee       	ldi	r24, 0xE1	; 225
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	a8 d2       	rcall	.+1360   	; 0x6c2 <__udivmodsi4>
 172:	21 50       	subi	r18, 0x01	; 1
 174:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
 176:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
 17a:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
 17c:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
 17e:	88 e9       	ldi	r24, 0x98	; 152
 180:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
 182:	86 e0       	ldi	r24, 0x06	; 6
 184:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
 188:	08 95       	ret

0000018a <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
 18a:	dc 01       	movw	r26, r24
 18c:	cb 01       	movw	r24, r22
 18e:	88 0f       	add	r24, r24
 190:	99 1f       	adc	r25, r25
 192:	aa 1f       	adc	r26, r26
 194:	bb 1f       	adc	r27, r27
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	aa 1f       	adc	r26, r26
 19c:	bb 1f       	adc	r27, r27
 19e:	9c 01       	movw	r18, r24
 1a0:	ad 01       	movw	r20, r26
 1a2:	22 0f       	add	r18, r18
 1a4:	33 1f       	adc	r19, r19
 1a6:	44 1f       	adc	r20, r20
 1a8:	55 1f       	adc	r21, r21
 1aa:	22 0f       	add	r18, r18
 1ac:	33 1f       	adc	r19, r19
 1ae:	44 1f       	adc	r20, r20
 1b0:	55 1f       	adc	r21, r21
 1b2:	60 e0       	ldi	r22, 0x00	; 0
 1b4:	70 e0       	ldi	r23, 0x00	; 0
 1b6:	81 ee       	ldi	r24, 0xE1	; 225
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	83 d2       	rcall	.+1286   	; 0x6c2 <__udivmodsi4>
 1bc:	21 50       	subi	r18, 0x01	; 1
 1be:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
 1c0:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
 1c4:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
 1c8:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
 1cc:	88 e9       	ldi	r24, 0x98	; 152
 1ce:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
 1d2:	86 e0       	ldi	r24, 0x06	; 6
 1d4:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
 1d8:	08 95       	ret

000001da <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
 1da:	ea e9       	ldi	r30, 0x9A	; 154
 1dc:	f0 e0       	ldi	r31, 0x00	; 0
 1de:	80 81       	ld	r24, Z
 1e0:	80 62       	ori	r24, 0x20	; 32
 1e2:	80 83       	st	Z, r24
 1e4:	08 95       	ret

000001e6 <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
 1e6:	ea e9       	ldi	r30, 0x9A	; 154
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	8f 7d       	andi	r24, 0xDF	; 223
 1ee:	80 83       	st	Z, r24
 1f0:	08 95       	ret

000001f2 <PC_Init>:
	rx_idx = 0;
	line_ready = false;
}

void PC_ProcessTx(void)
{
 1f2:	60 e0       	ldi	r22, 0x00	; 0
 1f4:	76 e9       	ldi	r23, 0x96	; 150
 1f6:	80 e0       	ldi	r24, 0x00	; 0
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	a2 df       	rcall	.-188    	; 0x140 <HAL_USART0_Init>
 1fc:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <rx_idx>
 200:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
 204:	08 95       	ret

00000206 <PC_OnRxByte>:
}

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\n') {
 206:	8a 30       	cpi	r24, 0x0A	; 10
 208:	21 f4       	brne	.+8      	; 0x212 <PC_OnRxByte+0xc>
		rx_line[rx_idx] = '\0';
		line_ready = true;
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <__data_end>
 210:	08 95       	ret
		} else {
		if (rx_idx < sizeof(rx_line)-1) {
 212:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <rx_idx>
 216:	8f 33       	cpi	r24, 0x3F	; 63
 218:	18 f4       	brcc	.+6      	; 0x220 <PC_OnRxByte+0x1a>
			rx_line[rx_idx++] = data;
 21a:	8f 5f       	subi	r24, 0xFF	; 255
 21c:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <rx_idx>
 220:	08 95       	ret

00000222 <__vector_18>:
		}
	}
}

ISR(USART0_RX_vect)
{
 222:	1f 92       	push	r1
 224:	0f 92       	push	r0
 226:	0f b6       	in	r0, 0x3f	; 63
 228:	0f 92       	push	r0
 22a:	11 24       	eor	r1, r1
 22c:	0b b6       	in	r0, 0x3b	; 59
 22e:	0f 92       	push	r0
 230:	2f 93       	push	r18
 232:	3f 93       	push	r19
 234:	4f 93       	push	r20
 236:	5f 93       	push	r21
 238:	6f 93       	push	r22
 23a:	7f 93       	push	r23
 23c:	8f 93       	push	r24
 23e:	9f 93       	push	r25
 240:	af 93       	push	r26
 242:	bf 93       	push	r27
 244:	ef 93       	push	r30
 246:	ff 93       	push	r31
	uint8_t d = UDR0;
 248:	8c b1       	in	r24, 0x0c	; 12
	PC_OnRxByte(d);
 24a:	dd df       	rcall	.-70     	; 0x206 <PC_OnRxByte>
 24c:	ff 91       	pop	r31
 24e:	ef 91       	pop	r30
 250:	bf 91       	pop	r27
 252:	af 91       	pop	r26
 254:	9f 91       	pop	r25
 256:	8f 91       	pop	r24
 258:	7f 91       	pop	r23
 25a:	6f 91       	pop	r22
 25c:	5f 91       	pop	r21
 25e:	4f 91       	pop	r20
 260:	3f 91       	pop	r19
 262:	2f 91       	pop	r18
 264:	0f 90       	pop	r0
 266:	0b be       	out	0x3b, r0	; 59
 268:	0f 90       	pop	r0
 26a:	0f be       	out	0x3f, r0	; 63
 26c:	0f 90       	pop	r0
 26e:	1f 90       	pop	r1
 270:	18 95       	reti

00000272 <SUB_Init>:
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
	}
	
}
void SUB_RX_distance(void)
{
 272:	60 e0       	ldi	r22, 0x00	; 0
 274:	76 e9       	ldi	r23, 0x96	; 150
 276:	80 e0       	ldi	r24, 0x00	; 0
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	87 df       	rcall	.-242    	; 0x18a <HAL_USART1_Init>
 27c:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <srf_idx>
 280:	08 95       	ret

00000282 <SUB_TX_motorcmd>:
 282:	e4 e1       	ldi	r30, 0x14	; 20
 284:	f1 e0       	ldi	r31, 0x01	; 1
 286:	81 81       	ldd	r24, Z+1	; 0x01
 288:	92 81       	ldd	r25, Z+2	; 0x02
 28a:	89 17       	cp	r24, r25
 28c:	39 f0       	breq	.+14     	; 0x29c <SUB_TX_motorcmd+0x1a>
 28e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <tx_buf>
 292:	a3 df       	rcall	.-186    	; 0x1da <HAL_USART1_Enable_Tx_Int>
 294:	e4 e1       	ldi	r30, 0x14	; 20
 296:	f1 e0       	ldi	r31, 0x01	; 1
 298:	81 81       	ldd	r24, Z+1	; 0x01
 29a:	82 83       	std	Z+2, r24	; 0x02
 29c:	08 95       	ret

0000029e <SUB_OnRxByte>:
	
}
void SUB_OnRxByte(uint8_t data){
	srf_buf[srf_idx++]=data;
 29e:	e0 91 11 01 	lds	r30, 0x0111	; 0x800111 <srf_idx>
 2a2:	91 e0       	ldi	r25, 0x01	; 1
 2a4:	9e 0f       	add	r25, r30
 2a6:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <srf_idx>
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	ee 5e       	subi	r30, 0xEE	; 238
 2ae:	fe 4f       	sbci	r31, 0xFE	; 254
 2b0:	80 83       	st	Z, r24
	if(srf_idx>=2)
 2b2:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <srf_idx>
 2b6:	82 30       	cpi	r24, 0x02	; 2
 2b8:	80 f0       	brcs	.+32     	; 0x2da <SUB_OnRxByte+0x3c>
	{
		srf_idx=0;
 2ba:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
 2be:	e2 e1       	ldi	r30, 0x12	; 18
 2c0:	f1 e0       	ldi	r31, 0x01	; 1
 2c2:	81 81       	ldd	r24, Z+1	; 0x01
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	98 2f       	mov	r25, r24
 2c8:	88 27       	eor	r24, r24
 2ca:	20 81       	ld	r18, Z
 2cc:	82 2b       	or	r24, r18
 2ce:	e4 e1       	ldi	r30, 0x14	; 20
 2d0:	f1 e0       	ldi	r31, 0x01	; 1
 2d2:	95 83       	std	Z+5, r25	; 0x05
 2d4:	84 83       	std	Z+4, r24	; 0x04
		sdv_sys.distance_flag=true;
 2d6:	81 e0       	ldi	r24, 0x01	; 1
 2d8:	86 83       	std	Z+6, r24	; 0x06
 2da:	08 95       	ret

000002dc <SUB_ONTxEmpty>:
		
	}
}
void SUB_ONTxEmpty(void)
{
	UDR1=tx_buf;
 2dc:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <tx_buf>
 2e0:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	HAL_USART1_Disable_Tx_Int();
 2e4:	80 cf       	rjmp	.-256    	; 0x1e6 <HAL_USART1_Disable_Tx_Int>
 2e6:	08 95       	ret

000002e8 <__vector_30>:
}

ISR(USART1_RX_vect)
{
 2e8:	1f 92       	push	r1
 2ea:	0f 92       	push	r0
 2ec:	0f b6       	in	r0, 0x3f	; 63
 2ee:	0f 92       	push	r0
 2f0:	11 24       	eor	r1, r1
 2f2:	0b b6       	in	r0, 0x3b	; 59
 2f4:	0f 92       	push	r0
 2f6:	2f 93       	push	r18
 2f8:	3f 93       	push	r19
 2fa:	4f 93       	push	r20
 2fc:	5f 93       	push	r21
 2fe:	6f 93       	push	r22
 300:	7f 93       	push	r23
 302:	8f 93       	push	r24
 304:	9f 93       	push	r25
 306:	af 93       	push	r26
 308:	bf 93       	push	r27
 30a:	ef 93       	push	r30
 30c:	ff 93       	push	r31
	uint8_t data= UDR1;
 30e:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	SUB_OnRxByte(data);
 312:	c5 df       	rcall	.-118    	; 0x29e <SUB_OnRxByte>
}
 314:	ff 91       	pop	r31
 316:	ef 91       	pop	r30
 318:	bf 91       	pop	r27
 31a:	af 91       	pop	r26
 31c:	9f 91       	pop	r25
 31e:	8f 91       	pop	r24
 320:	7f 91       	pop	r23
 322:	6f 91       	pop	r22
 324:	5f 91       	pop	r21
 326:	4f 91       	pop	r20
 328:	3f 91       	pop	r19
 32a:	2f 91       	pop	r18
 32c:	0f 90       	pop	r0
 32e:	0b be       	out	0x3b, r0	; 59
 330:	0f 90       	pop	r0
 332:	0f be       	out	0x3f, r0	; 63
 334:	0f 90       	pop	r0
 336:	1f 90       	pop	r1
 338:	18 95       	reti

0000033a <__vector_31>:
ISR(USART1_UDRE_vect)
{
 33a:	1f 92       	push	r1
 33c:	0f 92       	push	r0
 33e:	0f b6       	in	r0, 0x3f	; 63
 340:	0f 92       	push	r0
 342:	11 24       	eor	r1, r1
 344:	0b b6       	in	r0, 0x3b	; 59
 346:	0f 92       	push	r0
 348:	2f 93       	push	r18
 34a:	3f 93       	push	r19
 34c:	4f 93       	push	r20
 34e:	5f 93       	push	r21
 350:	6f 93       	push	r22
 352:	7f 93       	push	r23
 354:	8f 93       	push	r24
 356:	9f 93       	push	r25
 358:	af 93       	push	r26
 35a:	bf 93       	push	r27
 35c:	ef 93       	push	r30
 35e:	ff 93       	push	r31
	SUB_ONTxEmpty();
 360:	bd df       	rcall	.-134    	; 0x2dc <SUB_ONTxEmpty>
	
 362:	ff 91       	pop	r31
 364:	ef 91       	pop	r30
 366:	bf 91       	pop	r27
 368:	af 91       	pop	r26
 36a:	9f 91       	pop	r25
 36c:	8f 91       	pop	r24
 36e:	7f 91       	pop	r23
 370:	6f 91       	pop	r22
 372:	5f 91       	pop	r21
 374:	4f 91       	pop	r20
 376:	3f 91       	pop	r19
 378:	2f 91       	pop	r18
 37a:	0f 90       	pop	r0
 37c:	0b be       	out	0x3b, r0	; 59
 37e:	0f 90       	pop	r0
 380:	0f be       	out	0x3f, r0	; 63
 382:	0f 90       	pop	r0
 384:	1f 90       	pop	r1
 386:	18 95       	reti

00000388 <main>:
//=================함수 초기화===============



int main(void)
{
 388:	cf 93       	push	r28
 38a:	df 93       	push	r29
 38c:	cd b7       	in	r28, 0x3d	; 61
 38e:	de b7       	in	r29, 0x3e	; 62
 390:	a0 97       	sbiw	r28, 0x20	; 32
 392:	0f b6       	in	r0, 0x3f	; 63
 394:	f8 94       	cli
 396:	de bf       	out	0x3e, r29	; 62
 398:	0f be       	out	0x3f, r0	; 63
 39a:	cd bf       	out	0x3d, r28	; 61
	SystemState_Init();
 39c:	85 d1       	rcall	.+778    	; 0x6a8 <SystemState_Init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
 39e:	8f ef       	ldi	r24, 0xFF	; 255
 3a0:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
 3a2:	e4 e6       	ldi	r30, 0x64	; 100
 3a4:	f0 e0       	ldi	r31, 0x00	; 0
 3a6:	80 81       	ld	r24, Z
 3a8:	87 60       	ori	r24, 0x07	; 7
 3aa:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 3ac:	e5 e6       	ldi	r30, 0x65	; 101
 3ae:	f0 e0       	ldi	r31, 0x00	; 0
 3b0:	80 81       	ld	r24, Z
 3b2:	8b 7f       	andi	r24, 0xFB	; 251
 3b4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 3b6:	80 81       	ld	r24, Z
 3b8:	8d 7f       	andi	r24, 0xFD	; 253
 3ba:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 3bc:	80 81       	ld	r24, Z
 3be:	81 60       	ori	r24, 0x01	; 1
 3c0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c2:	86 ef       	ldi	r24, 0xF6	; 246
 3c4:	8a 95       	dec	r24
 3c6:	f1 f7       	brne	.-4      	; 0x3c4 <main+0x3c>
    _delay_us(50);
    LCD_WINST = command;          // put command
 3c8:	88 e3       	ldi	r24, 0x38	; 56
 3ca:	8b bb       	out	0x1b, r24	; 27
 3cc:	86 ef       	ldi	r24, 0xF6	; 246
 3ce:	8a 95       	dec	r24
 3d0:	f1 f7       	brne	.-4      	; 0x3ce <main+0x46>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 3d2:	80 81       	ld	r24, Z
 3d4:	8e 7f       	andi	r24, 0xFE	; 254
 3d6:	80 83       	st	Z, r24
 3d8:	84 e0       	ldi	r24, 0x04	; 4
 3da:	06 c0       	rjmp	.+12     	; 0x3e8 <main+0x60>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3dc:	e6 e6       	ldi	r30, 0x66	; 102
 3de:	fe e0       	ldi	r31, 0x0E	; 14
 3e0:	31 97       	sbiw	r30, 0x01	; 1
 3e2:	f1 f7       	brne	.-4      	; 0x3e0 <main+0x58>
 3e4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 3e6:	89 2f       	mov	r24, r25
 3e8:	9f ef       	ldi	r25, 0xFF	; 255
 3ea:	98 0f       	add	r25, r24
 3ec:	81 11       	cpse	r24, r1
 3ee:	f6 cf       	rjmp	.-20     	; 0x3dc <main+0x54>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 3f0:	e5 e6       	ldi	r30, 0x65	; 101
 3f2:	f0 e0       	ldi	r31, 0x00	; 0
 3f4:	80 81       	ld	r24, Z
 3f6:	8b 7f       	andi	r24, 0xFB	; 251
 3f8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 3fa:	80 81       	ld	r24, Z
 3fc:	8d 7f       	andi	r24, 0xFD	; 253
 3fe:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 400:	80 81       	ld	r24, Z
 402:	81 60       	ori	r24, 0x01	; 1
 404:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 406:	86 ef       	ldi	r24, 0xF6	; 246
 408:	8a 95       	dec	r24
 40a:	f1 f7       	brne	.-4      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
    _delay_us(50);
    LCD_WINST = command;          // put command
 40c:	88 e3       	ldi	r24, 0x38	; 56
 40e:	8b bb       	out	0x1b, r24	; 27
 410:	86 ef       	ldi	r24, 0xF6	; 246
 412:	8a 95       	dec	r24
 414:	f1 f7       	brne	.-4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 416:	80 81       	ld	r24, Z
 418:	8e 7f       	andi	r24, 0xFE	; 254
 41a:	80 83       	st	Z, r24
 41c:	84 e0       	ldi	r24, 0x04	; 4
 41e:	06 c0       	rjmp	.+12     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 420:	e6 e6       	ldi	r30, 0x66	; 102
 422:	fe e0       	ldi	r31, 0x0E	; 14
 424:	31 97       	sbiw	r30, 0x01	; 1
 426:	f1 f7       	brne	.-4      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 428:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 42a:	89 2f       	mov	r24, r25
 42c:	9f ef       	ldi	r25, 0xFF	; 255
 42e:	98 0f       	add	r25, r24
 430:	81 11       	cpse	r24, r1
 432:	f6 cf       	rjmp	.-20     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 434:	e5 e6       	ldi	r30, 0x65	; 101
 436:	f0 e0       	ldi	r31, 0x00	; 0
 438:	80 81       	ld	r24, Z
 43a:	8b 7f       	andi	r24, 0xFB	; 251
 43c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 43e:	80 81       	ld	r24, Z
 440:	8d 7f       	andi	r24, 0xFD	; 253
 442:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 444:	80 81       	ld	r24, Z
 446:	81 60       	ori	r24, 0x01	; 1
 448:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 44a:	86 ef       	ldi	r24, 0xF6	; 246
 44c:	8a 95       	dec	r24
 44e:	f1 f7       	brne	.-4      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
    _delay_us(50);
    LCD_WINST = command;          // put command
 450:	88 e3       	ldi	r24, 0x38	; 56
 452:	8b bb       	out	0x1b, r24	; 27
 454:	86 ef       	ldi	r24, 0xF6	; 246
 456:	8a 95       	dec	r24
 458:	f1 f7       	brne	.-4      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 45a:	80 81       	ld	r24, Z
 45c:	8e 7f       	andi	r24, 0xFE	; 254
 45e:	80 83       	st	Z, r24
 460:	84 e0       	ldi	r24, 0x04	; 4
 462:	06 c0       	rjmp	.+12     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 464:	e6 e6       	ldi	r30, 0x66	; 102
 466:	fe e0       	ldi	r31, 0x0E	; 14
 468:	31 97       	sbiw	r30, 0x01	; 1
 46a:	f1 f7       	brne	.-4      	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
 46c:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 46e:	89 2f       	mov	r24, r25
 470:	9f ef       	ldi	r25, 0xFF	; 255
 472:	98 0f       	add	r25, r24
 474:	81 11       	cpse	r24, r1
 476:	f6 cf       	rjmp	.-20     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 478:	e5 e6       	ldi	r30, 0x65	; 101
 47a:	f0 e0       	ldi	r31, 0x00	; 0
 47c:	80 81       	ld	r24, Z
 47e:	8b 7f       	andi	r24, 0xFB	; 251
 480:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 482:	80 81       	ld	r24, Z
 484:	8d 7f       	andi	r24, 0xFD	; 253
 486:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 488:	80 81       	ld	r24, Z
 48a:	81 60       	ori	r24, 0x01	; 1
 48c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 48e:	86 ef       	ldi	r24, 0xF6	; 246
 490:	8a 95       	dec	r24
 492:	f1 f7       	brne	.-4      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
    _delay_us(50);
    LCD_WINST = command;          // put command
 494:	8e e0       	ldi	r24, 0x0E	; 14
 496:	8b bb       	out	0x1b, r24	; 27
 498:	86 ef       	ldi	r24, 0xF6	; 246
 49a:	8a 95       	dec	r24
 49c:	f1 f7       	brne	.-4      	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 49e:	80 81       	ld	r24, Z
 4a0:	8e 7f       	andi	r24, 0xFE	; 254
 4a2:	80 83       	st	Z, r24
 4a4:	82 e0       	ldi	r24, 0x02	; 2
 4a6:	06 c0       	rjmp	.+12     	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4a8:	e6 e6       	ldi	r30, 0x66	; 102
 4aa:	fe e0       	ldi	r31, 0x0E	; 14
 4ac:	31 97       	sbiw	r30, 0x01	; 1
 4ae:	f1 f7       	brne	.-4      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
 4b0:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 4b2:	89 2f       	mov	r24, r25
 4b4:	9f ef       	ldi	r25, 0xFF	; 255
 4b6:	98 0f       	add	r25, r24
 4b8:	81 11       	cpse	r24, r1
 4ba:	f6 cf       	rjmp	.-20     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 4bc:	e5 e6       	ldi	r30, 0x65	; 101
 4be:	f0 e0       	ldi	r31, 0x00	; 0
 4c0:	80 81       	ld	r24, Z
 4c2:	8b 7f       	andi	r24, 0xFB	; 251
 4c4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 4c6:	80 81       	ld	r24, Z
 4c8:	8d 7f       	andi	r24, 0xFD	; 253
 4ca:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 4cc:	80 81       	ld	r24, Z
 4ce:	81 60       	ori	r24, 0x01	; 1
 4d0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4d2:	86 ef       	ldi	r24, 0xF6	; 246
 4d4:	8a 95       	dec	r24
 4d6:	f1 f7       	brne	.-4      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
    _delay_us(50);
    LCD_WINST = command;          // put command
 4d8:	86 e0       	ldi	r24, 0x06	; 6
 4da:	8b bb       	out	0x1b, r24	; 27
 4dc:	86 ef       	ldi	r24, 0xF6	; 246
 4de:	8a 95       	dec	r24
 4e0:	f1 f7       	brne	.-4      	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 4e2:	80 81       	ld	r24, Z
 4e4:	8e 7f       	andi	r24, 0xFE	; 254
 4e6:	80 83       	st	Z, r24
 4e8:	82 e0       	ldi	r24, 0x02	; 2
 4ea:	06 c0       	rjmp	.+12     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4ec:	e6 e6       	ldi	r30, 0x66	; 102
 4ee:	fe e0       	ldi	r31, 0x0E	; 14
 4f0:	31 97       	sbiw	r30, 0x01	; 1
 4f2:	f1 f7       	brne	.-4      	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
 4f4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 4f6:	89 2f       	mov	r24, r25
 4f8:	9f ef       	ldi	r25, 0xFF	; 255
 4fa:	98 0f       	add	r25, r24
 4fc:	81 11       	cpse	r24, r1
 4fe:	f6 cf       	rjmp	.-20     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 500:	e5 e6       	ldi	r30, 0x65	; 101
 502:	f0 e0       	ldi	r31, 0x00	; 0
 504:	80 81       	ld	r24, Z
 506:	8b 7f       	andi	r24, 0xFB	; 251
 508:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 50a:	80 81       	ld	r24, Z
 50c:	8d 7f       	andi	r24, 0xFD	; 253
 50e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 510:	80 81       	ld	r24, Z
 512:	81 60       	ori	r24, 0x01	; 1
 514:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 516:	86 ef       	ldi	r24, 0xF6	; 246
 518:	8a 95       	dec	r24
 51a:	f1 f7       	brne	.-4      	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
    _delay_us(50);
    LCD_WINST = command;          // put command
 51c:	81 e0       	ldi	r24, 0x01	; 1
 51e:	8b bb       	out	0x1b, r24	; 27
 520:	86 ef       	ldi	r24, 0xF6	; 246
 522:	8a 95       	dec	r24
 524:	f1 f7       	brne	.-4      	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 526:	80 81       	ld	r24, Z
 528:	8e 7f       	andi	r24, 0xFE	; 254
 52a:	80 83       	st	Z, r24
 52c:	82 e0       	ldi	r24, 0x02	; 2
 52e:	06 c0       	rjmp	.+12     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 530:	e6 e6       	ldi	r30, 0x66	; 102
 532:	fe e0       	ldi	r31, 0x0E	; 14
 534:	31 97       	sbiw	r30, 0x01	; 1
 536:	f1 f7       	brne	.-4      	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
 538:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 53a:	89 2f       	mov	r24, r25
 53c:	9f ef       	ldi	r25, 0xFF	; 255
 53e:	98 0f       	add	r25, r24
 540:	81 11       	cpse	r24, r1
	LCD_Init();
	SUB_Init();
 542:	f6 cf       	rjmp	.-20     	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
	PC_Init();
 544:	96 de       	rcall	.-724    	; 0x272 <SUB_Init>
 546:	55 de       	rcall	.-854    	; 0x1f2 <PC_Init>
	OTA_Bridge_Init();
 548:	ad d0       	rcall	.+346    	; 0x6a4 <OTA_Bridge_Init>
 54a:	78 94       	sei
	
	sei();
 54c:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <sdv_sys+0x8>
	
	char msg[32];
	
	while (1)
	{
		if(!sdv_sys.ota_active)
 550:	81 11       	cpse	r24, r1
 552:	a6 c0       	rjmp	.+332    	; 0x6a0 <__LOCK_REGION_LENGTH__+0x2a0>
 554:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <sdv_sys+0x6>
		{
			if(sdv_sys.distance_flag){
 558:	88 23       	and	r24, r24
 55a:	c1 f3       	breq	.-16     	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>
 55c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <sdv_sys>
				if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
 560:	82 30       	cpi	r24, 0x02	; 2
 562:	41 f4       	brne	.+16     	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
 564:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <sdv_sys+0x4>
 568:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <sdv_sys+0x5>
 56c:	84 36       	cpi	r24, 0x64	; 100
 56e:	91 05       	cpc	r25, r1
 570:	08 f0       	brcs	.+2      	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
					Control_ClearEmergency();
 572:	e0 dd       	rcall	.-1088   	; 0x134 <Control_ClearEmergency>
				}
				
				sdv_sys.distance_flag=false;
 574:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <sdv_sys+0x6>
				Control_UpdateFromDistance();
 578:	a7 dd       	rcall	.-1202   	; 0xc8 <Control_UpdateFromDistance>
 57a:	83 de       	rcall	.-762    	; 0x282 <SUB_TX_motorcmd>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
 57c:	e5 e6       	ldi	r30, 0x65	; 101
 57e:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 580:	80 81       	ld	r24, Z
 582:	8b 7f       	andi	r24, 0xFB	; 251
 584:	80 83       	st	Z, r24
 586:	80 81       	ld	r24, Z
 588:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 58a:	80 83       	st	Z, r24
 58c:	80 81       	ld	r24, Z
 58e:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
 590:	80 83       	st	Z, r24
 592:	86 ef       	ldi	r24, 0xF6	; 246
 594:	8a 95       	dec	r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 596:	f1 f7       	brne	.-4      	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
 598:	80 e8       	ldi	r24, 0x80	; 128
 59a:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
 59c:	86 ef       	ldi	r24, 0xF6	; 246
 59e:	8a 95       	dec	r24
 5a0:	f1 f7       	brne	.-4      	; 0x59e <__LOCK_REGION_LENGTH__+0x19e>
 5a2:	80 81       	ld	r24, Z
 5a4:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 5a6:	80 83       	st	Z, r24
 5a8:	a0 e0       	ldi	r26, 0x00	; 0
 5aa:	b1 e0       	ldi	r27, 0x01	; 1
 5ac:	22 c0       	rjmp	.+68     	; 0x5f2 <__LOCK_REGION_LENGTH__+0x1f2>
 5ae:	11 96       	adiw	r26, 0x01	; 1
 5b0:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
 5b2:	06 c0       	rjmp	.+12     	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
 5b4:	e6 e6       	ldi	r30, 0x66	; 102
 5b6:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5b8:	31 97       	sbiw	r30, 0x01	; 1
 5ba:	f1 f7       	brne	.-4      	; 0x5b8 <__LOCK_REGION_LENGTH__+0x1b8>
 5bc:	00 00       	nop
 5be:	82 2f       	mov	r24, r18
 5c0:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 5c2:	28 0f       	add	r18, r24
 5c4:	81 11       	cpse	r24, r1
 5c6:	f6 cf       	rjmp	.-20     	; 0x5b4 <__LOCK_REGION_LENGTH__+0x1b4>
 5c8:	e5 e6       	ldi	r30, 0x65	; 101
 5ca:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
 5cc:	80 81       	ld	r24, Z
 5ce:	84 60       	ori	r24, 0x04	; 4
 5d0:	80 83       	st	Z, r24
 5d2:	80 81       	ld	r24, Z
 5d4:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 5d6:	80 83       	st	Z, r24
 5d8:	80 81       	ld	r24, Z
 5da:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
 5dc:	80 83       	st	Z, r24
 5de:	86 ef       	ldi	r24, 0xF6	; 246
 5e0:	8a 95       	dec	r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5e2:	f1 f7       	brne	.-4      	; 0x5e0 <__LOCK_REGION_LENGTH__+0x1e0>
 5e4:	9b bb       	out	0x1b, r25	; 27
 5e6:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
 5e8:	8a 95       	dec	r24
 5ea:	f1 f7       	brne	.-4      	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 5ec:	80 81       	ld	r24, Z
 5ee:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 5f0:	80 83       	st	Z, r24
 5f2:	9c 91       	ld	r25, X
 5f4:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
 5f6:	db cf       	rjmp	.-74     	; 0x5ae <__LOCK_REGION_LENGTH__+0x1ae>
 5f8:	e4 e1       	ldi	r30, 0x14	; 20
 5fa:	f1 e0       	ldi	r31, 0x01	; 1
				LCD_Pos(0,0);
				LCD_Str("Dist=");
				sprintf(msg,"%3d cm",sdv_sys.distance_cm);
 5fc:	85 81       	ldd	r24, Z+5	; 0x05
 5fe:	8f 93       	push	r24
 600:	84 81       	ldd	r24, Z+4	; 0x04
 602:	8f 93       	push	r24
 604:	86 e0       	ldi	r24, 0x06	; 6
 606:	91 e0       	ldi	r25, 0x01	; 1
 608:	9f 93       	push	r25
 60a:	8f 93       	push	r24
 60c:	8e 01       	movw	r16, r28
 60e:	0f 5f       	subi	r16, 0xFF	; 255
 610:	1f 4f       	sbci	r17, 0xFF	; 255
 612:	1f 93       	push	r17
 614:	0f 93       	push	r16
 616:	77 d0       	rcall	.+238    	; 0x706 <sprintf>
 618:	e5 e6       	ldi	r30, 0x65	; 101
 61a:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 61c:	80 81       	ld	r24, Z
 61e:	8b 7f       	andi	r24, 0xFB	; 251
 620:	80 83       	st	Z, r24
 622:	80 81       	ld	r24, Z
 624:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 626:	80 83       	st	Z, r24
 628:	80 81       	ld	r24, Z
 62a:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
 62c:	80 83       	st	Z, r24
 62e:	86 ef       	ldi	r24, 0xF6	; 246
 630:	8a 95       	dec	r24
 632:	f1 f7       	brne	.-4      	; 0x630 <__LOCK_REGION_LENGTH__+0x230>
 634:	80 ec       	ldi	r24, 0xC0	; 192
 636:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
 638:	86 ef       	ldi	r24, 0xF6	; 246
 63a:	8a 95       	dec	r24
 63c:	f1 f7       	brne	.-4      	; 0x63a <__LOCK_REGION_LENGTH__+0x23a>
 63e:	80 81       	ld	r24, Z
 640:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 642:	80 83       	st	Z, r24
 644:	0f 90       	pop	r0
 646:	0f 90       	pop	r0
 648:	0f 90       	pop	r0
 64a:	0f 90       	pop	r0
 64c:	0f 90       	pop	r0
 64e:	0f 90       	pop	r0
 650:	d8 01       	movw	r26, r16
 652:	22 c0       	rjmp	.+68     	; 0x698 <__LOCK_REGION_LENGTH__+0x298>
 654:	11 96       	adiw	r26, 0x01	; 1
 656:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
 658:	06 c0       	rjmp	.+12     	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
 65a:	e6 e6       	ldi	r30, 0x66	; 102
 65c:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 65e:	31 97       	sbiw	r30, 0x01	; 1
 660:	f1 f7       	brne	.-4      	; 0x65e <__LOCK_REGION_LENGTH__+0x25e>
 662:	00 00       	nop
 664:	82 2f       	mov	r24, r18
 666:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 668:	28 0f       	add	r18, r24
 66a:	81 11       	cpse	r24, r1
 66c:	f6 cf       	rjmp	.-20     	; 0x65a <__LOCK_REGION_LENGTH__+0x25a>
 66e:	e5 e6       	ldi	r30, 0x65	; 101
 670:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
 672:	80 81       	ld	r24, Z
 674:	84 60       	ori	r24, 0x04	; 4
 676:	80 83       	st	Z, r24
 678:	80 81       	ld	r24, Z
 67a:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 67c:	80 83       	st	Z, r24
 67e:	80 81       	ld	r24, Z
 680:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
 682:	80 83       	st	Z, r24
 684:	86 ef       	ldi	r24, 0xF6	; 246
 686:	8a 95       	dec	r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 688:	f1 f7       	brne	.-4      	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
 68a:	9b bb       	out	0x1b, r25	; 27
 68c:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
 68e:	8a 95       	dec	r24
 690:	f1 f7       	brne	.-4      	; 0x68e <__LOCK_REGION_LENGTH__+0x28e>
 692:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 694:	8e 7f       	andi	r24, 0xFE	; 254
 696:	80 83       	st	Z, r24
 698:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
 69a:	91 11       	cpse	r25, r1
 69c:	db cf       	rjmp	.-74     	; 0x654 <__LOCK_REGION_LENGTH__+0x254>
 69e:	56 cf       	rjmp	.-340    	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>
 6a0:	02 d0       	rcall	.+4      	; 0x6a6 <OTA_Bridge_Process>
				
				//PC_ProcessTx()
			}		
		}
		else{
			OTA_Bridge_Process();
 6a2:	54 cf       	rjmp	.-344    	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>

000006a4 <OTA_Bridge_Init>:
 6a4:	08 95       	ret

000006a6 <OTA_Bridge_Process>:
 6a6:	08 95       	ret

000006a8 <SystemState_Init>:

SystemState sdv_sys;

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
 6a8:	e4 e1       	ldi	r30, 0x14	; 20
 6aa:	f1 e0       	ldi	r31, 0x01	; 1
 6ac:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
 6ae:	84 e0       	ldi	r24, 0x04	; 4
 6b0:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
 6b2:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
 6b4:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.distance_cm=0;
 6b6:	15 82       	std	Z+5, r1	; 0x05
 6b8:	14 82       	std	Z+4, r1	; 0x04
	sdv_sys.distance_flag=false;
 6ba:	16 82       	std	Z+6, r1	; 0x06
	sdv_sys.pc_connect=false;
 6bc:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ota_active=false;
 6be:	10 86       	std	Z+8, r1	; 0x08
 6c0:	08 95       	ret

000006c2 <__udivmodsi4>:
 6c2:	a1 e2       	ldi	r26, 0x21	; 33
 6c4:	1a 2e       	mov	r1, r26
 6c6:	aa 1b       	sub	r26, r26
 6c8:	bb 1b       	sub	r27, r27
 6ca:	fd 01       	movw	r30, r26
 6cc:	0d c0       	rjmp	.+26     	; 0x6e8 <__udivmodsi4_ep>

000006ce <__udivmodsi4_loop>:
 6ce:	aa 1f       	adc	r26, r26
 6d0:	bb 1f       	adc	r27, r27
 6d2:	ee 1f       	adc	r30, r30
 6d4:	ff 1f       	adc	r31, r31
 6d6:	a2 17       	cp	r26, r18
 6d8:	b3 07       	cpc	r27, r19
 6da:	e4 07       	cpc	r30, r20
 6dc:	f5 07       	cpc	r31, r21
 6de:	20 f0       	brcs	.+8      	; 0x6e8 <__udivmodsi4_ep>
 6e0:	a2 1b       	sub	r26, r18
 6e2:	b3 0b       	sbc	r27, r19
 6e4:	e4 0b       	sbc	r30, r20
 6e6:	f5 0b       	sbc	r31, r21

000006e8 <__udivmodsi4_ep>:
 6e8:	66 1f       	adc	r22, r22
 6ea:	77 1f       	adc	r23, r23
 6ec:	88 1f       	adc	r24, r24
 6ee:	99 1f       	adc	r25, r25
 6f0:	1a 94       	dec	r1
 6f2:	69 f7       	brne	.-38     	; 0x6ce <__udivmodsi4_loop>
 6f4:	60 95       	com	r22
 6f6:	70 95       	com	r23
 6f8:	80 95       	com	r24
 6fa:	90 95       	com	r25
 6fc:	9b 01       	movw	r18, r22
 6fe:	ac 01       	movw	r20, r24
 700:	bd 01       	movw	r22, r26
 702:	cf 01       	movw	r24, r30
 704:	08 95       	ret

00000706 <sprintf>:
 706:	0f 93       	push	r16
 708:	1f 93       	push	r17
 70a:	cf 93       	push	r28
 70c:	df 93       	push	r29
 70e:	cd b7       	in	r28, 0x3d	; 61
 710:	de b7       	in	r29, 0x3e	; 62
 712:	2e 97       	sbiw	r28, 0x0e	; 14
 714:	0f b6       	in	r0, 0x3f	; 63
 716:	f8 94       	cli
 718:	de bf       	out	0x3e, r29	; 62
 71a:	0f be       	out	0x3f, r0	; 63
 71c:	cd bf       	out	0x3d, r28	; 61
 71e:	0d 89       	ldd	r16, Y+21	; 0x15
 720:	1e 89       	ldd	r17, Y+22	; 0x16
 722:	86 e0       	ldi	r24, 0x06	; 6
 724:	8c 83       	std	Y+4, r24	; 0x04
 726:	1a 83       	std	Y+2, r17	; 0x02
 728:	09 83       	std	Y+1, r16	; 0x01
 72a:	8f ef       	ldi	r24, 0xFF	; 255
 72c:	9f e7       	ldi	r25, 0x7F	; 127
 72e:	9e 83       	std	Y+6, r25	; 0x06
 730:	8d 83       	std	Y+5, r24	; 0x05
 732:	ae 01       	movw	r20, r28
 734:	47 5e       	subi	r20, 0xE7	; 231
 736:	5f 4f       	sbci	r21, 0xFF	; 255
 738:	6f 89       	ldd	r22, Y+23	; 0x17
 73a:	78 8d       	ldd	r23, Y+24	; 0x18
 73c:	ce 01       	movw	r24, r28
 73e:	01 96       	adiw	r24, 0x01	; 1
 740:	10 d0       	rcall	.+32     	; 0x762 <vfprintf>
 742:	ef 81       	ldd	r30, Y+7	; 0x07
 744:	f8 85       	ldd	r31, Y+8	; 0x08
 746:	e0 0f       	add	r30, r16
 748:	f1 1f       	adc	r31, r17
 74a:	10 82       	st	Z, r1
 74c:	2e 96       	adiw	r28, 0x0e	; 14
 74e:	0f b6       	in	r0, 0x3f	; 63
 750:	f8 94       	cli
 752:	de bf       	out	0x3e, r29	; 62
 754:	0f be       	out	0x3f, r0	; 63
 756:	cd bf       	out	0x3d, r28	; 61
 758:	df 91       	pop	r29
 75a:	cf 91       	pop	r28
 75c:	1f 91       	pop	r17
 75e:	0f 91       	pop	r16
 760:	08 95       	ret

00000762 <vfprintf>:
 762:	2f 92       	push	r2
 764:	3f 92       	push	r3
 766:	4f 92       	push	r4
 768:	5f 92       	push	r5
 76a:	6f 92       	push	r6
 76c:	7f 92       	push	r7
 76e:	8f 92       	push	r8
 770:	9f 92       	push	r9
 772:	af 92       	push	r10
 774:	bf 92       	push	r11
 776:	cf 92       	push	r12
 778:	df 92       	push	r13
 77a:	ef 92       	push	r14
 77c:	ff 92       	push	r15
 77e:	0f 93       	push	r16
 780:	1f 93       	push	r17
 782:	cf 93       	push	r28
 784:	df 93       	push	r29
 786:	cd b7       	in	r28, 0x3d	; 61
 788:	de b7       	in	r29, 0x3e	; 62
 78a:	2b 97       	sbiw	r28, 0x0b	; 11
 78c:	0f b6       	in	r0, 0x3f	; 63
 78e:	f8 94       	cli
 790:	de bf       	out	0x3e, r29	; 62
 792:	0f be       	out	0x3f, r0	; 63
 794:	cd bf       	out	0x3d, r28	; 61
 796:	6c 01       	movw	r12, r24
 798:	7b 01       	movw	r14, r22
 79a:	8a 01       	movw	r16, r20
 79c:	fc 01       	movw	r30, r24
 79e:	17 82       	std	Z+7, r1	; 0x07
 7a0:	16 82       	std	Z+6, r1	; 0x06
 7a2:	83 81       	ldd	r24, Z+3	; 0x03
 7a4:	81 ff       	sbrs	r24, 1
 7a6:	bf c1       	rjmp	.+894    	; 0xb26 <vfprintf+0x3c4>
 7a8:	ce 01       	movw	r24, r28
 7aa:	01 96       	adiw	r24, 0x01	; 1
 7ac:	3c 01       	movw	r6, r24
 7ae:	f6 01       	movw	r30, r12
 7b0:	93 81       	ldd	r25, Z+3	; 0x03
 7b2:	f7 01       	movw	r30, r14
 7b4:	93 fd       	sbrc	r25, 3
 7b6:	85 91       	lpm	r24, Z+
 7b8:	93 ff       	sbrs	r25, 3
 7ba:	81 91       	ld	r24, Z+
 7bc:	7f 01       	movw	r14, r30
 7be:	88 23       	and	r24, r24
 7c0:	09 f4       	brne	.+2      	; 0x7c4 <vfprintf+0x62>
 7c2:	ad c1       	rjmp	.+858    	; 0xb1e <vfprintf+0x3bc>
 7c4:	85 32       	cpi	r24, 0x25	; 37
 7c6:	39 f4       	brne	.+14     	; 0x7d6 <vfprintf+0x74>
 7c8:	93 fd       	sbrc	r25, 3
 7ca:	85 91       	lpm	r24, Z+
 7cc:	93 ff       	sbrs	r25, 3
 7ce:	81 91       	ld	r24, Z+
 7d0:	7f 01       	movw	r14, r30
 7d2:	85 32       	cpi	r24, 0x25	; 37
 7d4:	21 f4       	brne	.+8      	; 0x7de <vfprintf+0x7c>
 7d6:	b6 01       	movw	r22, r12
 7d8:	90 e0       	ldi	r25, 0x00	; 0
 7da:	d6 d1       	rcall	.+940    	; 0xb88 <fputc>
 7dc:	e8 cf       	rjmp	.-48     	; 0x7ae <vfprintf+0x4c>
 7de:	91 2c       	mov	r9, r1
 7e0:	21 2c       	mov	r2, r1
 7e2:	31 2c       	mov	r3, r1
 7e4:	ff e1       	ldi	r31, 0x1F	; 31
 7e6:	f3 15       	cp	r31, r3
 7e8:	d8 f0       	brcs	.+54     	; 0x820 <vfprintf+0xbe>
 7ea:	8b 32       	cpi	r24, 0x2B	; 43
 7ec:	79 f0       	breq	.+30     	; 0x80c <vfprintf+0xaa>
 7ee:	38 f4       	brcc	.+14     	; 0x7fe <vfprintf+0x9c>
 7f0:	80 32       	cpi	r24, 0x20	; 32
 7f2:	79 f0       	breq	.+30     	; 0x812 <vfprintf+0xb0>
 7f4:	83 32       	cpi	r24, 0x23	; 35
 7f6:	a1 f4       	brne	.+40     	; 0x820 <vfprintf+0xbe>
 7f8:	23 2d       	mov	r18, r3
 7fa:	20 61       	ori	r18, 0x10	; 16
 7fc:	1d c0       	rjmp	.+58     	; 0x838 <vfprintf+0xd6>
 7fe:	8d 32       	cpi	r24, 0x2D	; 45
 800:	61 f0       	breq	.+24     	; 0x81a <vfprintf+0xb8>
 802:	80 33       	cpi	r24, 0x30	; 48
 804:	69 f4       	brne	.+26     	; 0x820 <vfprintf+0xbe>
 806:	23 2d       	mov	r18, r3
 808:	21 60       	ori	r18, 0x01	; 1
 80a:	16 c0       	rjmp	.+44     	; 0x838 <vfprintf+0xd6>
 80c:	83 2d       	mov	r24, r3
 80e:	82 60       	ori	r24, 0x02	; 2
 810:	38 2e       	mov	r3, r24
 812:	e3 2d       	mov	r30, r3
 814:	e4 60       	ori	r30, 0x04	; 4
 816:	3e 2e       	mov	r3, r30
 818:	2a c0       	rjmp	.+84     	; 0x86e <vfprintf+0x10c>
 81a:	f3 2d       	mov	r31, r3
 81c:	f8 60       	ori	r31, 0x08	; 8
 81e:	1d c0       	rjmp	.+58     	; 0x85a <vfprintf+0xf8>
 820:	37 fc       	sbrc	r3, 7
 822:	2d c0       	rjmp	.+90     	; 0x87e <vfprintf+0x11c>
 824:	20 ed       	ldi	r18, 0xD0	; 208
 826:	28 0f       	add	r18, r24
 828:	2a 30       	cpi	r18, 0x0A	; 10
 82a:	40 f0       	brcs	.+16     	; 0x83c <vfprintf+0xda>
 82c:	8e 32       	cpi	r24, 0x2E	; 46
 82e:	b9 f4       	brne	.+46     	; 0x85e <vfprintf+0xfc>
 830:	36 fc       	sbrc	r3, 6
 832:	75 c1       	rjmp	.+746    	; 0xb1e <vfprintf+0x3bc>
 834:	23 2d       	mov	r18, r3
 836:	20 64       	ori	r18, 0x40	; 64
 838:	32 2e       	mov	r3, r18
 83a:	19 c0       	rjmp	.+50     	; 0x86e <vfprintf+0x10c>
 83c:	36 fe       	sbrs	r3, 6
 83e:	06 c0       	rjmp	.+12     	; 0x84c <vfprintf+0xea>
 840:	8a e0       	ldi	r24, 0x0A	; 10
 842:	98 9e       	mul	r9, r24
 844:	20 0d       	add	r18, r0
 846:	11 24       	eor	r1, r1
 848:	92 2e       	mov	r9, r18
 84a:	11 c0       	rjmp	.+34     	; 0x86e <vfprintf+0x10c>
 84c:	ea e0       	ldi	r30, 0x0A	; 10
 84e:	2e 9e       	mul	r2, r30
 850:	20 0d       	add	r18, r0
 852:	11 24       	eor	r1, r1
 854:	22 2e       	mov	r2, r18
 856:	f3 2d       	mov	r31, r3
 858:	f0 62       	ori	r31, 0x20	; 32
 85a:	3f 2e       	mov	r3, r31
 85c:	08 c0       	rjmp	.+16     	; 0x86e <vfprintf+0x10c>
 85e:	8c 36       	cpi	r24, 0x6C	; 108
 860:	21 f4       	brne	.+8      	; 0x86a <vfprintf+0x108>
 862:	83 2d       	mov	r24, r3
 864:	80 68       	ori	r24, 0x80	; 128
 866:	38 2e       	mov	r3, r24
 868:	02 c0       	rjmp	.+4      	; 0x86e <vfprintf+0x10c>
 86a:	88 36       	cpi	r24, 0x68	; 104
 86c:	41 f4       	brne	.+16     	; 0x87e <vfprintf+0x11c>
 86e:	f7 01       	movw	r30, r14
 870:	93 fd       	sbrc	r25, 3
 872:	85 91       	lpm	r24, Z+
 874:	93 ff       	sbrs	r25, 3
 876:	81 91       	ld	r24, Z+
 878:	7f 01       	movw	r14, r30
 87a:	81 11       	cpse	r24, r1
 87c:	b3 cf       	rjmp	.-154    	; 0x7e4 <vfprintf+0x82>
 87e:	98 2f       	mov	r25, r24
 880:	9f 7d       	andi	r25, 0xDF	; 223
 882:	95 54       	subi	r25, 0x45	; 69
 884:	93 30       	cpi	r25, 0x03	; 3
 886:	28 f4       	brcc	.+10     	; 0x892 <vfprintf+0x130>
 888:	0c 5f       	subi	r16, 0xFC	; 252
 88a:	1f 4f       	sbci	r17, 0xFF	; 255
 88c:	9f e3       	ldi	r25, 0x3F	; 63
 88e:	99 83       	std	Y+1, r25	; 0x01
 890:	0d c0       	rjmp	.+26     	; 0x8ac <vfprintf+0x14a>
 892:	83 36       	cpi	r24, 0x63	; 99
 894:	31 f0       	breq	.+12     	; 0x8a2 <vfprintf+0x140>
 896:	83 37       	cpi	r24, 0x73	; 115
 898:	71 f0       	breq	.+28     	; 0x8b6 <vfprintf+0x154>
 89a:	83 35       	cpi	r24, 0x53	; 83
 89c:	09 f0       	breq	.+2      	; 0x8a0 <vfprintf+0x13e>
 89e:	55 c0       	rjmp	.+170    	; 0x94a <vfprintf+0x1e8>
 8a0:	20 c0       	rjmp	.+64     	; 0x8e2 <vfprintf+0x180>
 8a2:	f8 01       	movw	r30, r16
 8a4:	80 81       	ld	r24, Z
 8a6:	89 83       	std	Y+1, r24	; 0x01
 8a8:	0e 5f       	subi	r16, 0xFE	; 254
 8aa:	1f 4f       	sbci	r17, 0xFF	; 255
 8ac:	88 24       	eor	r8, r8
 8ae:	83 94       	inc	r8
 8b0:	91 2c       	mov	r9, r1
 8b2:	53 01       	movw	r10, r6
 8b4:	12 c0       	rjmp	.+36     	; 0x8da <vfprintf+0x178>
 8b6:	28 01       	movw	r4, r16
 8b8:	f2 e0       	ldi	r31, 0x02	; 2
 8ba:	4f 0e       	add	r4, r31
 8bc:	51 1c       	adc	r5, r1
 8be:	f8 01       	movw	r30, r16
 8c0:	a0 80       	ld	r10, Z
 8c2:	b1 80       	ldd	r11, Z+1	; 0x01
 8c4:	36 fe       	sbrs	r3, 6
 8c6:	03 c0       	rjmp	.+6      	; 0x8ce <vfprintf+0x16c>
 8c8:	69 2d       	mov	r22, r9
 8ca:	70 e0       	ldi	r23, 0x00	; 0
 8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <vfprintf+0x170>
 8ce:	6f ef       	ldi	r22, 0xFF	; 255
 8d0:	7f ef       	ldi	r23, 0xFF	; 255
 8d2:	c5 01       	movw	r24, r10
 8d4:	4e d1       	rcall	.+668    	; 0xb72 <strnlen>
 8d6:	4c 01       	movw	r8, r24
 8d8:	82 01       	movw	r16, r4
 8da:	f3 2d       	mov	r31, r3
 8dc:	ff 77       	andi	r31, 0x7F	; 127
 8de:	3f 2e       	mov	r3, r31
 8e0:	15 c0       	rjmp	.+42     	; 0x90c <vfprintf+0x1aa>
 8e2:	28 01       	movw	r4, r16
 8e4:	22 e0       	ldi	r18, 0x02	; 2
 8e6:	42 0e       	add	r4, r18
 8e8:	51 1c       	adc	r5, r1
 8ea:	f8 01       	movw	r30, r16
 8ec:	a0 80       	ld	r10, Z
 8ee:	b1 80       	ldd	r11, Z+1	; 0x01
 8f0:	36 fe       	sbrs	r3, 6
 8f2:	03 c0       	rjmp	.+6      	; 0x8fa <vfprintf+0x198>
 8f4:	69 2d       	mov	r22, r9
 8f6:	70 e0       	ldi	r23, 0x00	; 0
 8f8:	02 c0       	rjmp	.+4      	; 0x8fe <vfprintf+0x19c>
 8fa:	6f ef       	ldi	r22, 0xFF	; 255
 8fc:	7f ef       	ldi	r23, 0xFF	; 255
 8fe:	c5 01       	movw	r24, r10
 900:	2d d1       	rcall	.+602    	; 0xb5c <strnlen_P>
 902:	4c 01       	movw	r8, r24
 904:	f3 2d       	mov	r31, r3
 906:	f0 68       	ori	r31, 0x80	; 128
 908:	3f 2e       	mov	r3, r31
 90a:	82 01       	movw	r16, r4
 90c:	33 fc       	sbrc	r3, 3
 90e:	19 c0       	rjmp	.+50     	; 0x942 <vfprintf+0x1e0>
 910:	82 2d       	mov	r24, r2
 912:	90 e0       	ldi	r25, 0x00	; 0
 914:	88 16       	cp	r8, r24
 916:	99 06       	cpc	r9, r25
 918:	a0 f4       	brcc	.+40     	; 0x942 <vfprintf+0x1e0>
 91a:	b6 01       	movw	r22, r12
 91c:	80 e2       	ldi	r24, 0x20	; 32
 91e:	90 e0       	ldi	r25, 0x00	; 0
 920:	33 d1       	rcall	.+614    	; 0xb88 <fputc>
 922:	2a 94       	dec	r2
 924:	f5 cf       	rjmp	.-22     	; 0x910 <vfprintf+0x1ae>
 926:	f5 01       	movw	r30, r10
 928:	37 fc       	sbrc	r3, 7
 92a:	85 91       	lpm	r24, Z+
 92c:	37 fe       	sbrs	r3, 7
 92e:	81 91       	ld	r24, Z+
 930:	5f 01       	movw	r10, r30
 932:	b6 01       	movw	r22, r12
 934:	90 e0       	ldi	r25, 0x00	; 0
 936:	28 d1       	rcall	.+592    	; 0xb88 <fputc>
 938:	21 10       	cpse	r2, r1
 93a:	2a 94       	dec	r2
 93c:	21 e0       	ldi	r18, 0x01	; 1
 93e:	82 1a       	sub	r8, r18
 940:	91 08       	sbc	r9, r1
 942:	81 14       	cp	r8, r1
 944:	91 04       	cpc	r9, r1
 946:	79 f7       	brne	.-34     	; 0x926 <vfprintf+0x1c4>
 948:	e1 c0       	rjmp	.+450    	; 0xb0c <vfprintf+0x3aa>
 94a:	84 36       	cpi	r24, 0x64	; 100
 94c:	11 f0       	breq	.+4      	; 0x952 <vfprintf+0x1f0>
 94e:	89 36       	cpi	r24, 0x69	; 105
 950:	39 f5       	brne	.+78     	; 0x9a0 <vfprintf+0x23e>
 952:	f8 01       	movw	r30, r16
 954:	37 fe       	sbrs	r3, 7
 956:	07 c0       	rjmp	.+14     	; 0x966 <vfprintf+0x204>
 958:	60 81       	ld	r22, Z
 95a:	71 81       	ldd	r23, Z+1	; 0x01
 95c:	82 81       	ldd	r24, Z+2	; 0x02
 95e:	93 81       	ldd	r25, Z+3	; 0x03
 960:	0c 5f       	subi	r16, 0xFC	; 252
 962:	1f 4f       	sbci	r17, 0xFF	; 255
 964:	08 c0       	rjmp	.+16     	; 0x976 <vfprintf+0x214>
 966:	60 81       	ld	r22, Z
 968:	71 81       	ldd	r23, Z+1	; 0x01
 96a:	07 2e       	mov	r0, r23
 96c:	00 0c       	add	r0, r0
 96e:	88 0b       	sbc	r24, r24
 970:	99 0b       	sbc	r25, r25
 972:	0e 5f       	subi	r16, 0xFE	; 254
 974:	1f 4f       	sbci	r17, 0xFF	; 255
 976:	f3 2d       	mov	r31, r3
 978:	ff 76       	andi	r31, 0x6F	; 111
 97a:	3f 2e       	mov	r3, r31
 97c:	97 ff       	sbrs	r25, 7
 97e:	09 c0       	rjmp	.+18     	; 0x992 <vfprintf+0x230>
 980:	90 95       	com	r25
 982:	80 95       	com	r24
 984:	70 95       	com	r23
 986:	61 95       	neg	r22
 988:	7f 4f       	sbci	r23, 0xFF	; 255
 98a:	8f 4f       	sbci	r24, 0xFF	; 255
 98c:	9f 4f       	sbci	r25, 0xFF	; 255
 98e:	f0 68       	ori	r31, 0x80	; 128
 990:	3f 2e       	mov	r3, r31
 992:	2a e0       	ldi	r18, 0x0A	; 10
 994:	30 e0       	ldi	r19, 0x00	; 0
 996:	a3 01       	movw	r20, r6
 998:	33 d1       	rcall	.+614    	; 0xc00 <__ultoa_invert>
 99a:	88 2e       	mov	r8, r24
 99c:	86 18       	sub	r8, r6
 99e:	44 c0       	rjmp	.+136    	; 0xa28 <vfprintf+0x2c6>
 9a0:	85 37       	cpi	r24, 0x75	; 117
 9a2:	31 f4       	brne	.+12     	; 0x9b0 <vfprintf+0x24e>
 9a4:	23 2d       	mov	r18, r3
 9a6:	2f 7e       	andi	r18, 0xEF	; 239
 9a8:	b2 2e       	mov	r11, r18
 9aa:	2a e0       	ldi	r18, 0x0A	; 10
 9ac:	30 e0       	ldi	r19, 0x00	; 0
 9ae:	25 c0       	rjmp	.+74     	; 0x9fa <vfprintf+0x298>
 9b0:	93 2d       	mov	r25, r3
 9b2:	99 7f       	andi	r25, 0xF9	; 249
 9b4:	b9 2e       	mov	r11, r25
 9b6:	8f 36       	cpi	r24, 0x6F	; 111
 9b8:	c1 f0       	breq	.+48     	; 0x9ea <vfprintf+0x288>
 9ba:	18 f4       	brcc	.+6      	; 0x9c2 <vfprintf+0x260>
 9bc:	88 35       	cpi	r24, 0x58	; 88
 9be:	79 f0       	breq	.+30     	; 0x9de <vfprintf+0x27c>
 9c0:	ae c0       	rjmp	.+348    	; 0xb1e <vfprintf+0x3bc>
 9c2:	80 37       	cpi	r24, 0x70	; 112
 9c4:	19 f0       	breq	.+6      	; 0x9cc <vfprintf+0x26a>
 9c6:	88 37       	cpi	r24, 0x78	; 120
 9c8:	21 f0       	breq	.+8      	; 0x9d2 <vfprintf+0x270>
 9ca:	a9 c0       	rjmp	.+338    	; 0xb1e <vfprintf+0x3bc>
 9cc:	e9 2f       	mov	r30, r25
 9ce:	e0 61       	ori	r30, 0x10	; 16
 9d0:	be 2e       	mov	r11, r30
 9d2:	b4 fe       	sbrs	r11, 4
 9d4:	0d c0       	rjmp	.+26     	; 0x9f0 <vfprintf+0x28e>
 9d6:	fb 2d       	mov	r31, r11
 9d8:	f4 60       	ori	r31, 0x04	; 4
 9da:	bf 2e       	mov	r11, r31
 9dc:	09 c0       	rjmp	.+18     	; 0x9f0 <vfprintf+0x28e>
 9de:	34 fe       	sbrs	r3, 4
 9e0:	0a c0       	rjmp	.+20     	; 0x9f6 <vfprintf+0x294>
 9e2:	29 2f       	mov	r18, r25
 9e4:	26 60       	ori	r18, 0x06	; 6
 9e6:	b2 2e       	mov	r11, r18
 9e8:	06 c0       	rjmp	.+12     	; 0x9f6 <vfprintf+0x294>
 9ea:	28 e0       	ldi	r18, 0x08	; 8
 9ec:	30 e0       	ldi	r19, 0x00	; 0
 9ee:	05 c0       	rjmp	.+10     	; 0x9fa <vfprintf+0x298>
 9f0:	20 e1       	ldi	r18, 0x10	; 16
 9f2:	30 e0       	ldi	r19, 0x00	; 0
 9f4:	02 c0       	rjmp	.+4      	; 0x9fa <vfprintf+0x298>
 9f6:	20 e1       	ldi	r18, 0x10	; 16
 9f8:	32 e0       	ldi	r19, 0x02	; 2
 9fa:	f8 01       	movw	r30, r16
 9fc:	b7 fe       	sbrs	r11, 7
 9fe:	07 c0       	rjmp	.+14     	; 0xa0e <vfprintf+0x2ac>
 a00:	60 81       	ld	r22, Z
 a02:	71 81       	ldd	r23, Z+1	; 0x01
 a04:	82 81       	ldd	r24, Z+2	; 0x02
 a06:	93 81       	ldd	r25, Z+3	; 0x03
 a08:	0c 5f       	subi	r16, 0xFC	; 252
 a0a:	1f 4f       	sbci	r17, 0xFF	; 255
 a0c:	06 c0       	rjmp	.+12     	; 0xa1a <vfprintf+0x2b8>
 a0e:	60 81       	ld	r22, Z
 a10:	71 81       	ldd	r23, Z+1	; 0x01
 a12:	80 e0       	ldi	r24, 0x00	; 0
 a14:	90 e0       	ldi	r25, 0x00	; 0
 a16:	0e 5f       	subi	r16, 0xFE	; 254
 a18:	1f 4f       	sbci	r17, 0xFF	; 255
 a1a:	a3 01       	movw	r20, r6
 a1c:	f1 d0       	rcall	.+482    	; 0xc00 <__ultoa_invert>
 a1e:	88 2e       	mov	r8, r24
 a20:	86 18       	sub	r8, r6
 a22:	fb 2d       	mov	r31, r11
 a24:	ff 77       	andi	r31, 0x7F	; 127
 a26:	3f 2e       	mov	r3, r31
 a28:	36 fe       	sbrs	r3, 6
 a2a:	0d c0       	rjmp	.+26     	; 0xa46 <vfprintf+0x2e4>
 a2c:	23 2d       	mov	r18, r3
 a2e:	2e 7f       	andi	r18, 0xFE	; 254
 a30:	a2 2e       	mov	r10, r18
 a32:	89 14       	cp	r8, r9
 a34:	58 f4       	brcc	.+22     	; 0xa4c <vfprintf+0x2ea>
 a36:	34 fe       	sbrs	r3, 4
 a38:	0b c0       	rjmp	.+22     	; 0xa50 <vfprintf+0x2ee>
 a3a:	32 fc       	sbrc	r3, 2
 a3c:	09 c0       	rjmp	.+18     	; 0xa50 <vfprintf+0x2ee>
 a3e:	83 2d       	mov	r24, r3
 a40:	8e 7e       	andi	r24, 0xEE	; 238
 a42:	a8 2e       	mov	r10, r24
 a44:	05 c0       	rjmp	.+10     	; 0xa50 <vfprintf+0x2ee>
 a46:	b8 2c       	mov	r11, r8
 a48:	a3 2c       	mov	r10, r3
 a4a:	03 c0       	rjmp	.+6      	; 0xa52 <vfprintf+0x2f0>
 a4c:	b8 2c       	mov	r11, r8
 a4e:	01 c0       	rjmp	.+2      	; 0xa52 <vfprintf+0x2f0>
 a50:	b9 2c       	mov	r11, r9
 a52:	a4 fe       	sbrs	r10, 4
 a54:	0f c0       	rjmp	.+30     	; 0xa74 <vfprintf+0x312>
 a56:	fe 01       	movw	r30, r28
 a58:	e8 0d       	add	r30, r8
 a5a:	f1 1d       	adc	r31, r1
 a5c:	80 81       	ld	r24, Z
 a5e:	80 33       	cpi	r24, 0x30	; 48
 a60:	21 f4       	brne	.+8      	; 0xa6a <vfprintf+0x308>
 a62:	9a 2d       	mov	r25, r10
 a64:	99 7e       	andi	r25, 0xE9	; 233
 a66:	a9 2e       	mov	r10, r25
 a68:	09 c0       	rjmp	.+18     	; 0xa7c <vfprintf+0x31a>
 a6a:	a2 fe       	sbrs	r10, 2
 a6c:	06 c0       	rjmp	.+12     	; 0xa7a <vfprintf+0x318>
 a6e:	b3 94       	inc	r11
 a70:	b3 94       	inc	r11
 a72:	04 c0       	rjmp	.+8      	; 0xa7c <vfprintf+0x31a>
 a74:	8a 2d       	mov	r24, r10
 a76:	86 78       	andi	r24, 0x86	; 134
 a78:	09 f0       	breq	.+2      	; 0xa7c <vfprintf+0x31a>
 a7a:	b3 94       	inc	r11
 a7c:	a3 fc       	sbrc	r10, 3
 a7e:	10 c0       	rjmp	.+32     	; 0xaa0 <vfprintf+0x33e>
 a80:	a0 fe       	sbrs	r10, 0
 a82:	06 c0       	rjmp	.+12     	; 0xa90 <vfprintf+0x32e>
 a84:	b2 14       	cp	r11, r2
 a86:	80 f4       	brcc	.+32     	; 0xaa8 <vfprintf+0x346>
 a88:	28 0c       	add	r2, r8
 a8a:	92 2c       	mov	r9, r2
 a8c:	9b 18       	sub	r9, r11
 a8e:	0d c0       	rjmp	.+26     	; 0xaaa <vfprintf+0x348>
 a90:	b2 14       	cp	r11, r2
 a92:	58 f4       	brcc	.+22     	; 0xaaa <vfprintf+0x348>
 a94:	b6 01       	movw	r22, r12
 a96:	80 e2       	ldi	r24, 0x20	; 32
 a98:	90 e0       	ldi	r25, 0x00	; 0
 a9a:	76 d0       	rcall	.+236    	; 0xb88 <fputc>
 a9c:	b3 94       	inc	r11
 a9e:	f8 cf       	rjmp	.-16     	; 0xa90 <vfprintf+0x32e>
 aa0:	b2 14       	cp	r11, r2
 aa2:	18 f4       	brcc	.+6      	; 0xaaa <vfprintf+0x348>
 aa4:	2b 18       	sub	r2, r11
 aa6:	02 c0       	rjmp	.+4      	; 0xaac <vfprintf+0x34a>
 aa8:	98 2c       	mov	r9, r8
 aaa:	21 2c       	mov	r2, r1
 aac:	a4 fe       	sbrs	r10, 4
 aae:	0f c0       	rjmp	.+30     	; 0xace <vfprintf+0x36c>
 ab0:	b6 01       	movw	r22, r12
 ab2:	80 e3       	ldi	r24, 0x30	; 48
 ab4:	90 e0       	ldi	r25, 0x00	; 0
 ab6:	68 d0       	rcall	.+208    	; 0xb88 <fputc>
 ab8:	a2 fe       	sbrs	r10, 2
 aba:	16 c0       	rjmp	.+44     	; 0xae8 <vfprintf+0x386>
 abc:	a1 fc       	sbrc	r10, 1
 abe:	03 c0       	rjmp	.+6      	; 0xac6 <vfprintf+0x364>
 ac0:	88 e7       	ldi	r24, 0x78	; 120
 ac2:	90 e0       	ldi	r25, 0x00	; 0
 ac4:	02 c0       	rjmp	.+4      	; 0xaca <vfprintf+0x368>
 ac6:	88 e5       	ldi	r24, 0x58	; 88
 ac8:	90 e0       	ldi	r25, 0x00	; 0
 aca:	b6 01       	movw	r22, r12
 acc:	0c c0       	rjmp	.+24     	; 0xae6 <vfprintf+0x384>
 ace:	8a 2d       	mov	r24, r10
 ad0:	86 78       	andi	r24, 0x86	; 134
 ad2:	51 f0       	breq	.+20     	; 0xae8 <vfprintf+0x386>
 ad4:	a1 fe       	sbrs	r10, 1
 ad6:	02 c0       	rjmp	.+4      	; 0xadc <vfprintf+0x37a>
 ad8:	8b e2       	ldi	r24, 0x2B	; 43
 ada:	01 c0       	rjmp	.+2      	; 0xade <vfprintf+0x37c>
 adc:	80 e2       	ldi	r24, 0x20	; 32
 ade:	a7 fc       	sbrc	r10, 7
 ae0:	8d e2       	ldi	r24, 0x2D	; 45
 ae2:	b6 01       	movw	r22, r12
 ae4:	90 e0       	ldi	r25, 0x00	; 0
 ae6:	50 d0       	rcall	.+160    	; 0xb88 <fputc>
 ae8:	89 14       	cp	r8, r9
 aea:	30 f4       	brcc	.+12     	; 0xaf8 <vfprintf+0x396>
 aec:	b6 01       	movw	r22, r12
 aee:	80 e3       	ldi	r24, 0x30	; 48
 af0:	90 e0       	ldi	r25, 0x00	; 0
 af2:	4a d0       	rcall	.+148    	; 0xb88 <fputc>
 af4:	9a 94       	dec	r9
 af6:	f8 cf       	rjmp	.-16     	; 0xae8 <vfprintf+0x386>
 af8:	8a 94       	dec	r8
 afa:	f3 01       	movw	r30, r6
 afc:	e8 0d       	add	r30, r8
 afe:	f1 1d       	adc	r31, r1
 b00:	80 81       	ld	r24, Z
 b02:	b6 01       	movw	r22, r12
 b04:	90 e0       	ldi	r25, 0x00	; 0
 b06:	40 d0       	rcall	.+128    	; 0xb88 <fputc>
 b08:	81 10       	cpse	r8, r1
 b0a:	f6 cf       	rjmp	.-20     	; 0xaf8 <vfprintf+0x396>
 b0c:	22 20       	and	r2, r2
 b0e:	09 f4       	brne	.+2      	; 0xb12 <vfprintf+0x3b0>
 b10:	4e ce       	rjmp	.-868    	; 0x7ae <vfprintf+0x4c>
 b12:	b6 01       	movw	r22, r12
 b14:	80 e2       	ldi	r24, 0x20	; 32
 b16:	90 e0       	ldi	r25, 0x00	; 0
 b18:	37 d0       	rcall	.+110    	; 0xb88 <fputc>
 b1a:	2a 94       	dec	r2
 b1c:	f7 cf       	rjmp	.-18     	; 0xb0c <vfprintf+0x3aa>
 b1e:	f6 01       	movw	r30, r12
 b20:	86 81       	ldd	r24, Z+6	; 0x06
 b22:	97 81       	ldd	r25, Z+7	; 0x07
 b24:	02 c0       	rjmp	.+4      	; 0xb2a <vfprintf+0x3c8>
 b26:	8f ef       	ldi	r24, 0xFF	; 255
 b28:	9f ef       	ldi	r25, 0xFF	; 255
 b2a:	2b 96       	adiw	r28, 0x0b	; 11
 b2c:	0f b6       	in	r0, 0x3f	; 63
 b2e:	f8 94       	cli
 b30:	de bf       	out	0x3e, r29	; 62
 b32:	0f be       	out	0x3f, r0	; 63
 b34:	cd bf       	out	0x3d, r28	; 61
 b36:	df 91       	pop	r29
 b38:	cf 91       	pop	r28
 b3a:	1f 91       	pop	r17
 b3c:	0f 91       	pop	r16
 b3e:	ff 90       	pop	r15
 b40:	ef 90       	pop	r14
 b42:	df 90       	pop	r13
 b44:	cf 90       	pop	r12
 b46:	bf 90       	pop	r11
 b48:	af 90       	pop	r10
 b4a:	9f 90       	pop	r9
 b4c:	8f 90       	pop	r8
 b4e:	7f 90       	pop	r7
 b50:	6f 90       	pop	r6
 b52:	5f 90       	pop	r5
 b54:	4f 90       	pop	r4
 b56:	3f 90       	pop	r3
 b58:	2f 90       	pop	r2
 b5a:	08 95       	ret

00000b5c <strnlen_P>:
 b5c:	fc 01       	movw	r30, r24
 b5e:	05 90       	lpm	r0, Z+
 b60:	61 50       	subi	r22, 0x01	; 1
 b62:	70 40       	sbci	r23, 0x00	; 0
 b64:	01 10       	cpse	r0, r1
 b66:	d8 f7       	brcc	.-10     	; 0xb5e <strnlen_P+0x2>
 b68:	80 95       	com	r24
 b6a:	90 95       	com	r25
 b6c:	8e 0f       	add	r24, r30
 b6e:	9f 1f       	adc	r25, r31
 b70:	08 95       	ret

00000b72 <strnlen>:
 b72:	fc 01       	movw	r30, r24
 b74:	61 50       	subi	r22, 0x01	; 1
 b76:	70 40       	sbci	r23, 0x00	; 0
 b78:	01 90       	ld	r0, Z+
 b7a:	01 10       	cpse	r0, r1
 b7c:	d8 f7       	brcc	.-10     	; 0xb74 <strnlen+0x2>
 b7e:	80 95       	com	r24
 b80:	90 95       	com	r25
 b82:	8e 0f       	add	r24, r30
 b84:	9f 1f       	adc	r25, r31
 b86:	08 95       	ret

00000b88 <fputc>:
 b88:	0f 93       	push	r16
 b8a:	1f 93       	push	r17
 b8c:	cf 93       	push	r28
 b8e:	df 93       	push	r29
 b90:	fb 01       	movw	r30, r22
 b92:	23 81       	ldd	r18, Z+3	; 0x03
 b94:	21 fd       	sbrc	r18, 1
 b96:	03 c0       	rjmp	.+6      	; 0xb9e <fputc+0x16>
 b98:	8f ef       	ldi	r24, 0xFF	; 255
 b9a:	9f ef       	ldi	r25, 0xFF	; 255
 b9c:	2c c0       	rjmp	.+88     	; 0xbf6 <fputc+0x6e>
 b9e:	22 ff       	sbrs	r18, 2
 ba0:	16 c0       	rjmp	.+44     	; 0xbce <fputc+0x46>
 ba2:	46 81       	ldd	r20, Z+6	; 0x06
 ba4:	57 81       	ldd	r21, Z+7	; 0x07
 ba6:	24 81       	ldd	r18, Z+4	; 0x04
 ba8:	35 81       	ldd	r19, Z+5	; 0x05
 baa:	42 17       	cp	r20, r18
 bac:	53 07       	cpc	r21, r19
 bae:	44 f4       	brge	.+16     	; 0xbc0 <fputc+0x38>
 bb0:	a0 81       	ld	r26, Z
 bb2:	b1 81       	ldd	r27, Z+1	; 0x01
 bb4:	9d 01       	movw	r18, r26
 bb6:	2f 5f       	subi	r18, 0xFF	; 255
 bb8:	3f 4f       	sbci	r19, 0xFF	; 255
 bba:	31 83       	std	Z+1, r19	; 0x01
 bbc:	20 83       	st	Z, r18
 bbe:	8c 93       	st	X, r24
 bc0:	26 81       	ldd	r18, Z+6	; 0x06
 bc2:	37 81       	ldd	r19, Z+7	; 0x07
 bc4:	2f 5f       	subi	r18, 0xFF	; 255
 bc6:	3f 4f       	sbci	r19, 0xFF	; 255
 bc8:	37 83       	std	Z+7, r19	; 0x07
 bca:	26 83       	std	Z+6, r18	; 0x06
 bcc:	14 c0       	rjmp	.+40     	; 0xbf6 <fputc+0x6e>
 bce:	8b 01       	movw	r16, r22
 bd0:	ec 01       	movw	r28, r24
 bd2:	fb 01       	movw	r30, r22
 bd4:	00 84       	ldd	r0, Z+8	; 0x08
 bd6:	f1 85       	ldd	r31, Z+9	; 0x09
 bd8:	e0 2d       	mov	r30, r0
 bda:	09 95       	icall
 bdc:	89 2b       	or	r24, r25
 bde:	e1 f6       	brne	.-72     	; 0xb98 <fputc+0x10>
 be0:	d8 01       	movw	r26, r16
 be2:	16 96       	adiw	r26, 0x06	; 6
 be4:	8d 91       	ld	r24, X+
 be6:	9c 91       	ld	r25, X
 be8:	17 97       	sbiw	r26, 0x07	; 7
 bea:	01 96       	adiw	r24, 0x01	; 1
 bec:	17 96       	adiw	r26, 0x07	; 7
 bee:	9c 93       	st	X, r25
 bf0:	8e 93       	st	-X, r24
 bf2:	16 97       	sbiw	r26, 0x06	; 6
 bf4:	ce 01       	movw	r24, r28
 bf6:	df 91       	pop	r29
 bf8:	cf 91       	pop	r28
 bfa:	1f 91       	pop	r17
 bfc:	0f 91       	pop	r16
 bfe:	08 95       	ret

00000c00 <__ultoa_invert>:
 c00:	fa 01       	movw	r30, r20
 c02:	aa 27       	eor	r26, r26
 c04:	28 30       	cpi	r18, 0x08	; 8
 c06:	51 f1       	breq	.+84     	; 0xc5c <__ultoa_invert+0x5c>
 c08:	20 31       	cpi	r18, 0x10	; 16
 c0a:	81 f1       	breq	.+96     	; 0xc6c <__ultoa_invert+0x6c>
 c0c:	e8 94       	clt
 c0e:	6f 93       	push	r22
 c10:	6e 7f       	andi	r22, 0xFE	; 254
 c12:	6e 5f       	subi	r22, 0xFE	; 254
 c14:	7f 4f       	sbci	r23, 0xFF	; 255
 c16:	8f 4f       	sbci	r24, 0xFF	; 255
 c18:	9f 4f       	sbci	r25, 0xFF	; 255
 c1a:	af 4f       	sbci	r26, 0xFF	; 255
 c1c:	b1 e0       	ldi	r27, 0x01	; 1
 c1e:	3e d0       	rcall	.+124    	; 0xc9c <__ultoa_invert+0x9c>
 c20:	b4 e0       	ldi	r27, 0x04	; 4
 c22:	3c d0       	rcall	.+120    	; 0xc9c <__ultoa_invert+0x9c>
 c24:	67 0f       	add	r22, r23
 c26:	78 1f       	adc	r23, r24
 c28:	89 1f       	adc	r24, r25
 c2a:	9a 1f       	adc	r25, r26
 c2c:	a1 1d       	adc	r26, r1
 c2e:	68 0f       	add	r22, r24
 c30:	79 1f       	adc	r23, r25
 c32:	8a 1f       	adc	r24, r26
 c34:	91 1d       	adc	r25, r1
 c36:	a1 1d       	adc	r26, r1
 c38:	6a 0f       	add	r22, r26
 c3a:	71 1d       	adc	r23, r1
 c3c:	81 1d       	adc	r24, r1
 c3e:	91 1d       	adc	r25, r1
 c40:	a1 1d       	adc	r26, r1
 c42:	20 d0       	rcall	.+64     	; 0xc84 <__ultoa_invert+0x84>
 c44:	09 f4       	brne	.+2      	; 0xc48 <__ultoa_invert+0x48>
 c46:	68 94       	set
 c48:	3f 91       	pop	r19
 c4a:	2a e0       	ldi	r18, 0x0A	; 10
 c4c:	26 9f       	mul	r18, r22
 c4e:	11 24       	eor	r1, r1
 c50:	30 19       	sub	r19, r0
 c52:	30 5d       	subi	r19, 0xD0	; 208
 c54:	31 93       	st	Z+, r19
 c56:	de f6       	brtc	.-74     	; 0xc0e <__ultoa_invert+0xe>
 c58:	cf 01       	movw	r24, r30
 c5a:	08 95       	ret
 c5c:	46 2f       	mov	r20, r22
 c5e:	47 70       	andi	r20, 0x07	; 7
 c60:	40 5d       	subi	r20, 0xD0	; 208
 c62:	41 93       	st	Z+, r20
 c64:	b3 e0       	ldi	r27, 0x03	; 3
 c66:	0f d0       	rcall	.+30     	; 0xc86 <__ultoa_invert+0x86>
 c68:	c9 f7       	brne	.-14     	; 0xc5c <__ultoa_invert+0x5c>
 c6a:	f6 cf       	rjmp	.-20     	; 0xc58 <__ultoa_invert+0x58>
 c6c:	46 2f       	mov	r20, r22
 c6e:	4f 70       	andi	r20, 0x0F	; 15
 c70:	40 5d       	subi	r20, 0xD0	; 208
 c72:	4a 33       	cpi	r20, 0x3A	; 58
 c74:	18 f0       	brcs	.+6      	; 0xc7c <__ultoa_invert+0x7c>
 c76:	49 5d       	subi	r20, 0xD9	; 217
 c78:	31 fd       	sbrc	r19, 1
 c7a:	40 52       	subi	r20, 0x20	; 32
 c7c:	41 93       	st	Z+, r20
 c7e:	02 d0       	rcall	.+4      	; 0xc84 <__ultoa_invert+0x84>
 c80:	a9 f7       	brne	.-22     	; 0xc6c <__ultoa_invert+0x6c>
 c82:	ea cf       	rjmp	.-44     	; 0xc58 <__ultoa_invert+0x58>
 c84:	b4 e0       	ldi	r27, 0x04	; 4
 c86:	a6 95       	lsr	r26
 c88:	97 95       	ror	r25
 c8a:	87 95       	ror	r24
 c8c:	77 95       	ror	r23
 c8e:	67 95       	ror	r22
 c90:	ba 95       	dec	r27
 c92:	c9 f7       	brne	.-14     	; 0xc86 <__ultoa_invert+0x86>
 c94:	00 97       	sbiw	r24, 0x00	; 0
 c96:	61 05       	cpc	r22, r1
 c98:	71 05       	cpc	r23, r1
 c9a:	08 95       	ret
 c9c:	9b 01       	movw	r18, r22
 c9e:	ac 01       	movw	r20, r24
 ca0:	0a 2e       	mov	r0, r26
 ca2:	06 94       	lsr	r0
 ca4:	57 95       	ror	r21
 ca6:	47 95       	ror	r20
 ca8:	37 95       	ror	r19
 caa:	27 95       	ror	r18
 cac:	ba 95       	dec	r27
 cae:	c9 f7       	brne	.-14     	; 0xca2 <__ultoa_invert+0xa2>
 cb0:	62 0f       	add	r22, r18
 cb2:	73 1f       	adc	r23, r19
 cb4:	84 1f       	adc	r24, r20
 cb6:	95 1f       	adc	r25, r21
 cb8:	a0 1d       	adc	r26, r0
 cba:	08 95       	ret

00000cbc <_exit>:
 cbc:	f8 94       	cli

00000cbe <__stop_program>:
 cbe:	ff cf       	rjmp	.-2      	; 0xcbe <__stop_program>
