// Copyright 2023 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Nicole Narr <narrn@student.ethz.ch>
// Christopher Reinwardt <creinwar@student.ethz.ch>
// Paul Scheffler <paulsc@iis.ee.ethz.ch>

#include "regs/cheshire.h"
#include "dif/clint.h"
#include "dif/uart.h"
#include "params.h"
#include "util.h"
#include "regs/snooper_regs.h"
#include "car_util.h"

void set_register_bit(void *base_addr, uint32_t reg_offset, uint32_t bit_position) {
    uint32_t reg_value = *reg32(base_addr, reg_offset);
    reg_value |= (1 << bit_position);
    *reg32(base_addr, reg_offset) = reg_value;
}

void clear_register_bit(void *base_addr, uint32_t reg_offset, uint32_t bit_position) {
    uint32_t reg_value = *reg32(base_addr, reg_offset);
    reg_value &= ~(1U << bit_position);
    *reg32(base_addr, reg_offset) = reg_value;
}

int main(void) {
    extern char dummy1_code_start, dummy1_code_end, dummy2_code_start, dummy2_code_end;

    uint32_t instructions[] = {0xf3000017, 0xf3000017, 
                                0x00100013, 0xda678013,
                                0xf3000017, 0x00200013, 
                                0xd9a78013, 0xf3000017, 
                                0x00300013, 0xd8e78013,
                                0xf3000017, 0xf3000017, 
                                0xd8270013, 0xf3000017,  
                                0xd7278013, 0xf3000017, 
                                0xd6678013};


    //---------------------------------------------------------------------------------------------//
    //--------------------------------------INSTR MODE TEST----------------------------------------//
    //---------------------------------------------------------------------------------------------//

    // Enable security island
    car_enable_domain(CAR_SECURITY_RST);

    // Configure LSBs and MSBs of START_ADDRESS for RANGE_0, first and only logging region
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_BASE_H_REG_OFFSET) = 0x00000000;
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_BASE_L_REG_OFFSET) = (uintptr_t)&dummy1_code_start;

    // Configure LSBs and MSBs of END_ADDRESS for RANGE_0, first and only logging region
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_LAST_H_REG_OFFSET) = 0x00000000;
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_LAST_L_REG_OFFSET) = (uintptr_t)&dummy1_code_end;

    // Configure Snooper to log only instructions executed in M mode
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_M_MODE_BIT);

    // Configure Snooper Logging mode: Instr
    // Instr mode to log the opcode of every instruction
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_TRACE_MODE_OFFSET);

    // Enable RANGE_0 from CTRL register, this will enable the snooper to log the RANGE_0
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_PC_RANGE_0_BIT);

    fence();

    asm volatile (
        "dummy1_code_start: \n\r"
        "auipc	zero,0xf3000 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "li	zero,1 \n\r"
        "addi	zero,a5,-602 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "li	zero,2 \n\r"
        "addi	zero,a5,-614 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "li	zero,3 \n\r"
        "addi	zero,a5,-626 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "addi	zero,a4,-638 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "addi	zero,a5,-654 \n\r"
        "auipc	zero,0xf3000 \n\r"
        "dummy1_code_end: \n\r"
        "addi	zero,a5,-666 \n\r"
    );

    // Stop snooper logging
    clear_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_PC_RANGE_0_BIT);

    int base, last, new_last, PC_DST_H, PC_DST_L, PC_SRC_L, PC_SRC_H, CTR_TYPE;

    // Base is the index of the first valid element (it is incremented starting from 0 only when the buffer starts overwriting itself)
    base = *reg32(&__base_snprcfg, CFG_REGS_BASE_REG_OFFSET);
    // In instruction mode, last is the index of the last valid element + 4 (if no elements are valid this returns zero, if 1 element is valid this returns 4)
    last = *reg32(&__base_snprcfg, CFG_REGS_LAST_REG_OFFSET);

    for (int i=base;i<last;i=i+4) { // Instruction mode
        if (*reg32(&__base_snpr, i) != instructions[i/4])
            return 1; // return error in case the logged instruction is different from the expected instruction
    }

    //--------------------------------------------------------------------------------------------//
    //--------------------------------------ADDR MODE TEST----------------------------------------//
    //--------------------------------------------------------------------------------------------//

    // Configure LSBs and MSBs of START_ADDRESS for RANGE_0, first and only logging region
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_BASE_H_REG_OFFSET) = 0x00000000;
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_BASE_L_REG_OFFSET) = (uintptr_t)&dummy2_code_start;

    // Configure LSBs and MSBs of END_ADDRESS for RANGE_0, first and only logging region
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_LAST_H_REG_OFFSET) = 0x00000000;
    *reg32(&__base_snprcfg, CFG_REGS_RANGE_0_LAST_L_REG_OFFSET) = (uintptr_t)&dummy2_code_end;

    // Configure Snooper Logging mode: Addr
    // Addr mode to log PC src, PC dst and ctr_type of branches and jumps
    clear_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_TRACE_MODE_OFFSET);

    // enable watermark interrupt for security island
    car_irq_router_enable(58, IRQ_ROUTER_TARGET_SECURITY_ISLAND);
    // enable trigger interrupt for security island
    car_irq_router_enable(59, IRQ_ROUTER_TARGET_SECURITY_ISLAND);


    //-------------------------------------TRIGGER INTERRUPT---------------------------------------//
    // This interrupt triggers when the snooper reads a committing instruction with PC=TRIGGER_PC0
    // The trigger interrupt resets the snooper ctrl register, this stops the snooper operation
    // allowing to read the execution trace without the risk of new instructions 
    // overwriting the instructions already stored in the buffer

    // Enable level triggered behaviour for trigger interrupt (default behaviour is edge triggered)
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_LEVEL_TRIGGER_EN_BIT);

    // Configure LSBs and MSBs of TRIGGER_PC0
    *reg32(&__base_snprcfg, CFG_REGS_TRIG_PC0_H_REG_OFFSET) = 0x00000000;
    *reg32(&__base_snprcfg, CFG_REGS_TRIG_PC0_L_REG_OFFSET) = (uintptr_t)&dummy2_code_end;
    // Enable trigger interrupt for PC0
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_TRIG_PC_0_BIT);


    //------------------------------------WATERMARK INTERRUPT--------------------------------------//
    // This interrupt triggers when the numbers of elements stored in the buffer minus
    // the number of elements previously read through AXI is higher than the watermark level
    // The interrupt is high as long as this condition is met and does not stop the snooper operation
    // In instruction mode each element containts a single 32bit field (the instruction opcode)
    // thus the watermark level is increased by 1 for every element logged in instruction mode
    // In address mode each element is composed by 5 32bit fields (PC_SRC_L, PC_SRC_H, PC_DST_L, PC_DST_H, CTR_TYPE)
    // thus the watermark level is increased by 5 for every element logged in address mode

    // Set watermark level to 10 instructions (instruction mode) or 2 instruction addresses (address mode)
    *reg32(&__base_snprcfg, CFG_REGS_WATERMARK_LEVEL_REG_OFFSET) = 0x0000000a; 
    // Enable watermark interrupt
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_WATERMARK_EN_BIT);


    // Enable RANGE_0 from CTRL register, this will enable the snooper to log the RANGE_0
    set_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_PC_RANGE_0_BIT);

    fence();

    asm volatile ("dummy2_code_start:");

    *reg32(&__base_regs, CHESHIRE_SCRATCH_0_REG_OFFSET) = 0;
    *reg32(&__base_regs, CHESHIRE_SCRATCH_1_REG_OFFSET) = 1;
    *reg32(&__base_regs, CHESHIRE_SCRATCH_2_REG_OFFSET) = 2;
    *reg32(&__base_regs, CHESHIRE_SCRATCH_3_REG_OFFSET) = 3;
    for (int i=0; i<(int) *reg32(&__base_regs, CHESHIRE_SCRATCH_3_REG_OFFSET); i++) {
        *reg32(&__base_regs, CHESHIRE_SCRATCH_0_REG_OFFSET) = 0;  
    }

    asm volatile ("dummy2_code_end:");

    // In address mode, last is the index of the last valid element + 20 (if no elements are valid this returns zero, if 1 element is valid this returns 20)
    new_last = *reg32(&__base_snprcfg, CFG_REGS_LAST_REG_OFFSET);

    for (int i=last;i<new_last;i=i+20) { // Address mode
        PC_SRC_L = *reg32(&__base_snpr, i + 0x00);
        PC_SRC_H = *reg32(&__base_snpr, i + 0x04);
        PC_DST_L = *reg32(&__base_snpr, i + 0x08);
        PC_DST_H = *reg32(&__base_snpr, i + 0x0C);
        CTR_TYPE = *reg32(&__base_snpr, i + 0x10);
        if ((PC_SRC_L <= (uintptr_t)&dummy2_code_start) || (PC_SRC_L >= (uintptr_t)&dummy2_code_end))
            return 1; // return error in case the buffer contains a PC outside of the logging region
    }

    // Clear level triggered trigger interrupt
    clear_register_bit(&__base_snprcfg, CFG_REGS_CTRL_REG_OFFSET,CFG_REGS_CTRL_TRIGGER_IRQ_BIT);

    return 0;
}
