
STM32_PushAndChangeLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ab4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007c3c  08007c3c  00017c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c58  08007c58  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007c58  08007c58  00017c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c60  08007c60  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c60  08007c60  00017c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c64  08007c64  00017c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000810  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008a0  200008a0  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a038  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a3e  00000000  00000000  0003a0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001108  00000000  00000000  0003db38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa8  00000000  00000000  0003ec40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025727  00000000  00000000  0003fbe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016f46  00000000  00000000  0006530f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb719  00000000  00000000  0007c255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014796e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004878  00000000  00000000  001479c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c24 	.word	0x08007c24

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007c24 	.word	0x08007c24

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c6:	f000 fc55 	bl	8000d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ca:	f000 f869 	bl	80005a0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ce:	f000 f97f 	bl	80007d0 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 80004d2:	f000 f8d9 	bl	8000688 <_ZL12MX_I2C1_Initv>
  MX_I2S3_Init();
 80004d6:	f000 f90b 	bl	80006f0 <_ZL12MX_I2S3_Initv>
  MX_SPI1_Init();
 80004da:	f000 f93d 	bl	8000758 <_ZL12MX_SPI1_Initv>
  MX_USB_HOST_Init();
 80004de:	f006 ff8f 	bl	8007400 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 2;
 80004e2:	2302      	movs	r3, #2
 80004e4:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e6:	f006 ffb1 	bl	800744c <MX_USB_HOST_Process>
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 80004ea:	2101      	movs	r1, #1
 80004ec:	482a      	ldr	r0, [pc, #168]	; (8000598 <main+0xd8>)
 80004ee:	f000 ff85 	bl	80013fc <HAL_GPIO_ReadPin>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	bf14      	ite	ne
 80004f8:	2301      	movne	r3, #1
 80004fa:	2300      	moveq	r3, #0
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0f1      	beq.n	80004e6 <main+0x26>
    {
    	count++;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	3301      	adds	r3, #1
 8000506:	607b      	str	r3, [r7, #4]

    	if(count == 7)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2b07      	cmp	r3, #7
 800050c:	d101      	bne.n	8000512 <main+0x52>
    		count = 3;
 800050e:	2303      	movs	r3, #3
 8000510:	607b      	str	r3, [r7, #4]

    	if (count == 3)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	2b03      	cmp	r3, #3
 8000516:	d10c      	bne.n	8000532 <main+0x72>
    	{
    		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800051e:	481f      	ldr	r0, [pc, #124]	; (800059c <main+0xdc>)
 8000520:	f000 ff84 	bl	800142c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <main+0xdc>)
 800052c:	f000 ff7e 	bl	800142c <HAL_GPIO_WritePin>
 8000530:	e02e      	b.n	8000590 <main+0xd0>
    	}

    	else if (count == 4)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2b04      	cmp	r3, #4
 8000536:	d10c      	bne.n	8000552 <main+0x92>
    	{
    		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800053e:	4817      	ldr	r0, [pc, #92]	; (800059c <main+0xdc>)
 8000540:	f000 ff74 	bl	800142c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800054a:	4814      	ldr	r0, [pc, #80]	; (800059c <main+0xdc>)
 800054c:	f000 ff6e 	bl	800142c <HAL_GPIO_WritePin>
 8000550:	e01e      	b.n	8000590 <main+0xd0>
    	}

    	else if (count == 5)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b05      	cmp	r3, #5
 8000556:	d10c      	bne.n	8000572 <main+0xb2>
    	{
    		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800055e:	480f      	ldr	r0, [pc, #60]	; (800059c <main+0xdc>)
 8000560:	f000 ff64 	bl	800142c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 8000564:	2201      	movs	r2, #1
 8000566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800056a:	480c      	ldr	r0, [pc, #48]	; (800059c <main+0xdc>)
 800056c:	f000 ff5e 	bl	800142c <HAL_GPIO_WritePin>
 8000570:	e00e      	b.n	8000590 <main+0xd0>
    	}

    	else if (count == 6)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b06      	cmp	r3, #6
 8000576:	d10b      	bne.n	8000590 <main+0xd0>
    	{
    		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800057e:	4807      	ldr	r0, [pc, #28]	; (800059c <main+0xdc>)
 8000580:	f000 ff54 	bl	800142c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800058a:	4804      	ldr	r0, [pc, #16]	; (800059c <main+0xdc>)
 800058c:	f000 ff4e 	bl	800142c <HAL_GPIO_WritePin>
    	}

    	HAL_Delay(200);
 8000590:	20c8      	movs	r0, #200	; 0xc8
 8000592:	f000 fc61 	bl	8000e58 <HAL_Delay>
    MX_USB_HOST_Process();
 8000596:	e7a6      	b.n	80004e6 <main+0x26>
 8000598:	40020000 	.word	0x40020000
 800059c:	40020c00 	.word	0x40020c00

080005a0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	; 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	2230      	movs	r2, #48	; 0x30
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f007 fa68 	bl	8007a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c4:	2300      	movs	r3, #0
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	4b2d      	ldr	r3, [pc, #180]	; (8000680 <_Z18SystemClock_Configv+0xe0>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <_Z18SystemClock_Configv+0xe0>)
 80005ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d2:	6413      	str	r3, [r2, #64]	; 0x40
 80005d4:	4b2a      	ldr	r3, [pc, #168]	; (8000680 <_Z18SystemClock_Configv+0xe0>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	4b27      	ldr	r3, [pc, #156]	; (8000684 <_Z18SystemClock_Configv+0xe4>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a26      	ldr	r2, [pc, #152]	; (8000684 <_Z18SystemClock_Configv+0xe4>)
 80005ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ee:	6013      	str	r3, [r2, #0]
 80005f0:	4b24      	ldr	r3, [pc, #144]	; (8000684 <_Z18SystemClock_Configv+0xe4>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005fc:	2301      	movs	r3, #1
 80005fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000600:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800060e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000610:	2308      	movs	r3, #8
 8000612:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000614:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000618:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800061e:	2307      	movs	r3, #7
 8000620:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	4618      	mov	r0, r3
 8000628:	f003 fa62 	bl	8003af0 <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	bf14      	ite	ne
 8000632:	2301      	movne	r3, #1
 8000634:	2300      	moveq	r3, #0
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <_Z18SystemClock_Configv+0xa0>
  {
    Error_Handler();
 800063c:	f000 f9b6 	bl	80009ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000644:	2302      	movs	r3, #2
 8000646:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800064c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000650:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000656:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2105      	movs	r1, #5
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fcbe 	bl	8003fe0 <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	bf14      	ite	ne
 800066a:	2301      	movne	r3, #1
 800066c:	2300      	moveq	r3, #0
 800066e:	b2db      	uxtb	r3, r3
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 8000674:	f000 f99a 	bl	80009ac <Error_Handler>
  }
}
 8000678:	bf00      	nop
 800067a:	3750      	adds	r7, #80	; 0x50
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40023800 	.word	0x40023800
 8000684:	40007000 	.word	0x40007000

08000688 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800068c:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 800068e:	4a16      	ldr	r2, [pc, #88]	; (80006e8 <_ZL12MX_I2C1_Initv+0x60>)
 8000690:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000692:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 8000694:	4a15      	ldr	r2, [pc, #84]	; (80006ec <_ZL12MX_I2C1_Initv+0x64>)
 8000696:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800069e:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006c4:	4807      	ldr	r0, [pc, #28]	; (80006e4 <_ZL12MX_I2C1_Initv+0x5c>)
 80006c6:	f002 fc2f 	bl	8002f28 <HAL_I2C_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	bf14      	ite	ne
 80006d0:	2301      	movne	r3, #1
 80006d2:	2300      	moveq	r3, #0
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80006da:	f000 f967 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200000ac 	.word	0x200000ac
 80006e8:	40005400 	.word	0x40005400
 80006ec:	000186a0 	.word	0x000186a0

080006f0 <_ZL12MX_I2S3_Initv>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006f4:	4b15      	ldr	r3, [pc, #84]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 80006f6:	4a16      	ldr	r2, [pc, #88]	; (8000750 <_ZL12MX_I2S3_Initv+0x60>)
 80006f8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006fa:	4b14      	ldr	r3, [pc, #80]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 80006fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000700:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000702:	4b12      	ldr	r3, [pc, #72]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000708:	4b10      	ldr	r3, [pc, #64]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800070e:	4b0f      	ldr	r3, [pc, #60]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 8000710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000714:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000716:	4b0d      	ldr	r3, [pc, #52]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 8000718:	4a0e      	ldr	r2, [pc, #56]	; (8000754 <_ZL12MX_I2S3_Initv+0x64>)
 800071a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800071c:	4b0b      	ldr	r3, [pc, #44]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 800071e:	2200      	movs	r2, #0
 8000720:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000722:	4b0a      	ldr	r3, [pc, #40]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 8000724:	2200      	movs	r2, #0
 8000726:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000728:	4b08      	ldr	r3, [pc, #32]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 800072a:	2200      	movs	r2, #0
 800072c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800072e:	4807      	ldr	r0, [pc, #28]	; (800074c <_ZL12MX_I2S3_Initv+0x5c>)
 8000730:	f002 fd3e 	bl	80031b0 <HAL_I2S_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	bf14      	ite	ne
 800073a:	2301      	movne	r3, #1
 800073c:	2300      	moveq	r3, #0
 800073e:	b2db      	uxtb	r3, r3
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <_ZL12MX_I2S3_Initv+0x58>
  {
    Error_Handler();
 8000744:	f000 f932 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000100 	.word	0x20000100
 8000750:	40003c00 	.word	0x40003c00
 8000754:	00017700 	.word	0x00017700

08000758 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800075c:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 800075e:	4a1b      	ldr	r2, [pc, #108]	; (80007cc <_ZL12MX_SPI1_Initv+0x74>)
 8000760:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000762:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000764:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000768:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800076a:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000770:	4b15      	ldr	r3, [pc, #84]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000776:	4b14      	ldr	r3, [pc, #80]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800077c:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 800077e:	2200      	movs	r2, #0
 8000780:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000782:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000784:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000788:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800078a:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000790:	4b0d      	ldr	r3, [pc, #52]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000796:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 8000798:	2200      	movs	r2, #0
 800079a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800079c:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 800079e:	2200      	movs	r2, #0
 80007a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 80007a4:	220a      	movs	r2, #10
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007a8:	4807      	ldr	r0, [pc, #28]	; (80007c8 <_ZL12MX_SPI1_Initv+0x70>)
 80007aa:	f003 ff41 	bl	8004630 <HAL_SPI_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	bf14      	ite	ne
 80007b4:	2301      	movne	r3, #1
 80007b6:	2300      	moveq	r3, #0
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 80007be:	f000 f8f5 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000148 	.word	0x20000148
 80007cc:	40013000 	.word	0x40013000

080007d0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	; 0x30
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
 80007ea:	4b6a      	ldr	r3, [pc, #424]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a69      	ldr	r2, [pc, #420]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b67      	ldr	r3, [pc, #412]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	61bb      	str	r3, [r7, #24]
 8000800:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
 8000806:	4b63      	ldr	r3, [pc, #396]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a62      	ldr	r2, [pc, #392]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 800080c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b60      	ldr	r3, [pc, #384]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	4b5c      	ldr	r3, [pc, #368]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a5b      	ldr	r2, [pc, #364]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b59      	ldr	r3, [pc, #356]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	4b55      	ldr	r3, [pc, #340]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a54      	ldr	r2, [pc, #336]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000844:	f043 0302 	orr.w	r3, r3, #2
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b52      	ldr	r3, [pc, #328]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0302 	and.w	r3, r3, #2
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	4b4e      	ldr	r3, [pc, #312]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a4d      	ldr	r2, [pc, #308]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000860:	f043 0308 	orr.w	r3, r3, #8
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b4b      	ldr	r3, [pc, #300]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0308 	and.w	r3, r3, #8
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	4b47      	ldr	r3, [pc, #284]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a46      	ldr	r2, [pc, #280]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 800087c:	f043 0310 	orr.w	r3, r3, #16
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b44      	ldr	r3, [pc, #272]	; (8000994 <_ZL12MX_GPIO_Initv+0x1c4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0310 	and.w	r3, r3, #16
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800088e:	2201      	movs	r2, #1
 8000890:	2101      	movs	r1, #1
 8000892:	4841      	ldr	r0, [pc, #260]	; (8000998 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000894:	f000 fdca 	bl	800142c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000898:	2200      	movs	r2, #0
 800089a:	2120      	movs	r1, #32
 800089c:	483e      	ldr	r0, [pc, #248]	; (8000998 <_ZL12MX_GPIO_Initv+0x1c8>)
 800089e:	f000 fdc5 	bl	800142c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008a2:	2200      	movs	r2, #0
 80008a4:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008a8:	483c      	ldr	r0, [pc, #240]	; (800099c <_ZL12MX_GPIO_Initv+0x1cc>)
 80008aa:	f000 fdbf 	bl	800142c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|CS_I2C_SPI_Pin;
 80008ae:	2321      	movs	r3, #33	; 0x21
 80008b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	4834      	ldr	r0, [pc, #208]	; (8000998 <_ZL12MX_GPIO_Initv+0x1c8>)
 80008c6:	f000 fbfd 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ca:	2308      	movs	r3, #8
 80008cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008da:	2305      	movs	r3, #5
 80008dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	482c      	ldr	r0, [pc, #176]	; (8000998 <_ZL12MX_GPIO_Initv+0x1c8>)
 80008e6:	f000 fbed 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ea:	2301      	movs	r3, #1
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008ee:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <_ZL12MX_GPIO_Initv+0x1d0>)
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	4829      	ldr	r0, [pc, #164]	; (80009a4 <_ZL12MX_GPIO_Initv+0x1d4>)
 80008fe:	f000 fbe1 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000902:	2304      	movs	r3, #4
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4823      	ldr	r0, [pc, #140]	; (80009a4 <_ZL12MX_GPIO_Initv+0x1d4>)
 8000916:	f000 fbd5 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800091a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800092c:	2305      	movs	r3, #5
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	481b      	ldr	r0, [pc, #108]	; (80009a4 <_ZL12MX_GPIO_Initv+0x1d4>)
 8000938:	f000 fbc4 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800093c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000940:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4811      	ldr	r0, [pc, #68]	; (800099c <_ZL12MX_GPIO_Initv+0x1cc>)
 8000956:	f000 fbb5 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095a:	2320      	movs	r3, #32
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	480b      	ldr	r0, [pc, #44]	; (800099c <_ZL12MX_GPIO_Initv+0x1cc>)
 800096e:	f000 fba9 	bl	80010c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000972:	2302      	movs	r3, #2
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000976:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <_ZL12MX_GPIO_Initv+0x1d0>)
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4808      	ldr	r0, [pc, #32]	; (80009a8 <_ZL12MX_GPIO_Initv+0x1d8>)
 8000986:	f000 fb9d 	bl	80010c4 <HAL_GPIO_Init>

}
 800098a:	bf00      	nop
 800098c:	3730      	adds	r7, #48	; 0x30
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40020800 	.word	0x40020800
 800099c:	40020c00 	.word	0x40020c00
 80009a0:	10120000 	.word	0x10120000
 80009a4:	40020400 	.word	0x40020400
 80009a8:	40021000 	.word	0x40021000

080009ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b0:	b672      	cpsid	i
}
 80009b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <Error_Handler+0x8>
	...

080009b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <HAL_MspInit+0x4c>)
 80009c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c6:	4a0f      	ldr	r2, [pc, #60]	; (8000a04 <HAL_MspInit+0x4c>)
 80009c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009cc:	6453      	str	r3, [r2, #68]	; 0x44
 80009ce:	4b0d      	ldr	r3, [pc, #52]	; (8000a04 <HAL_MspInit+0x4c>)
 80009d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <HAL_MspInit+0x4c>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e2:	4a08      	ldr	r2, [pc, #32]	; (8000a04 <HAL_MspInit+0x4c>)
 80009e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e8:	6413      	str	r3, [r2, #64]	; 0x40
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <HAL_MspInit+0x4c>)
 80009ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009f6:	2007      	movs	r0, #7
 80009f8:	f000 fb22 	bl	8001040 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800

08000a08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	; 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a19      	ldr	r2, [pc, #100]	; (8000a8c <HAL_I2C_MspInit+0x84>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d12c      	bne.n	8000a84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a17      	ldr	r2, [pc, #92]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a34:	f043 0302 	orr.w	r3, r3, #2
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0302 	and.w	r3, r3, #2
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a46:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a4c:	2312      	movs	r3, #18
 8000a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	2300      	movs	r3, #0
 8000a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4619      	mov	r1, r3
 8000a62:	480c      	ldr	r0, [pc, #48]	; (8000a94 <HAL_I2C_MspInit+0x8c>)
 8000a64:	f000 fb2e 	bl	80010c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a76:	6413      	str	r3, [r2, #64]	; 0x40
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_I2C_MspInit+0x88>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a84:	bf00      	nop
 8000a86:	3728      	adds	r7, #40	; 0x28
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40005400 	.word	0x40005400
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020400 	.word	0x40020400

08000a98 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08e      	sub	sp, #56	; 0x38
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a31      	ldr	r2, [pc, #196]	; (8000b88 <HAL_I2S_MspInit+0xf0>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d15a      	bne.n	8000b7e <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000acc:	23c0      	movs	r3, #192	; 0xc0
 8000ace:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f003 fc69 	bl	80043b0 <HAL_RCCEx_PeriphCLKConfig>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ae4:	f7ff ff62 	bl	80009ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ae8:	2300      	movs	r3, #0
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af0:	4a26      	ldr	r2, [pc, #152]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000af2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000af6:	6413      	str	r3, [r2, #64]	; 0x40
 8000af8:	4b24      	ldr	r3, [pc, #144]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	4b20      	ldr	r3, [pc, #128]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0c:	4a1f      	ldr	r2, [pc, #124]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	6313      	str	r3, [r2, #48]	; 0x30
 8000b14:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b28:	4a18      	ldr	r2, [pc, #96]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b2a:	f043 0304 	orr.w	r3, r3, #4
 8000b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b30:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <HAL_I2S_MspInit+0xf4>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b34:	f003 0304 	and.w	r3, r3, #4
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b3c:	2310      	movs	r3, #16
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b4c:	2306      	movs	r3, #6
 8000b4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b54:	4619      	mov	r1, r3
 8000b56:	480e      	ldr	r0, [pc, #56]	; (8000b90 <HAL_I2S_MspInit+0xf8>)
 8000b58:	f000 fab4 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b5c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b6e:	2306      	movs	r3, #6
 8000b70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b76:	4619      	mov	r1, r3
 8000b78:	4806      	ldr	r0, [pc, #24]	; (8000b94 <HAL_I2S_MspInit+0xfc>)
 8000b7a:	f000 faa3 	bl	80010c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b7e:	bf00      	nop
 8000b80:	3738      	adds	r7, #56	; 0x38
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40003c00 	.word	0x40003c00
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020000 	.word	0x40020000
 8000b94:	40020800 	.word	0x40020800

08000b98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	; 0x28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <HAL_SPI_MspInit+0x84>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d12b      	bne.n	8000c12 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc2:	4a17      	ldr	r2, [pc, #92]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_SPI_MspInit+0x88>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bf2:	23e0      	movs	r3, #224	; 0xe0
 8000bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c02:	2305      	movs	r3, #5
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	; (8000c24 <HAL_SPI_MspInit+0x8c>)
 8000c0e:	f000 fa59 	bl	80010c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	; 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40013000 	.word	0x40013000
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020000 	.word	0x40020000

08000c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <NMI_Handler+0x4>

08000c2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <HardFault_Handler+0x4>

08000c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <MemManage_Handler+0x4>

08000c3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c74:	f000 f8d0 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c80:	4802      	ldr	r0, [pc, #8]	; (8000c8c <OTG_FS_IRQHandler+0x10>)
 8000c82:	f000 fe57 	bl	8001934 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	2000058c 	.word	0x2000058c

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f006 fea6 	bl	8007a10 <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20020000 	.word	0x20020000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	200001a0 	.word	0x200001a0
 8000cf8:	200008a0 	.word	0x200008a0

08000cfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d24:	480d      	ldr	r0, [pc, #52]	; (8000d5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d26:	490e      	ldr	r1, [pc, #56]	; (8000d60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d28:	4a0e      	ldr	r2, [pc, #56]	; (8000d64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d2c:	e002      	b.n	8000d34 <LoopCopyDataInit>

08000d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d32:	3304      	adds	r3, #4

08000d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d38:	d3f9      	bcc.n	8000d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3a:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d3c:	4c0b      	ldr	r4, [pc, #44]	; (8000d6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d40:	e001      	b.n	8000d46 <LoopFillZerobss>

08000d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d44:	3204      	adds	r2, #4

08000d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d48:	d3fb      	bcc.n	8000d42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d4a:	f7ff ffd7 	bl	8000cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f006 fe65 	bl	8007a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d52:	f7ff fbb5 	bl	80004c0 <main>
  bx  lr    
 8000d56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000d64:	08007c68 	.word	0x08007c68
  ldr r2, =_sbss
 8000d68:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000d6c:	200008a0 	.word	0x200008a0

08000d70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC_IRQHandler>
	...

08000d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <HAL_Init+0x40>)
 8000d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <HAL_Init+0x40>)
 8000d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a07      	ldr	r2, [pc, #28]	; (8000db4 <HAL_Init+0x40>)
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f94f 	bl	8001040 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f7ff fe06 	bl	80009b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023c00 	.word	0x40023c00

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <HAL_InitTick+0x54>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x58>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f967 	bl	80010aa <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00e      	b.n	8000e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b0f      	cmp	r3, #15
 8000dea:	d80a      	bhi.n	8000e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dec:	2200      	movs	r2, #0
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f000 f92f 	bl	8001056 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	200001b0 	.word	0x200001b0

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	200001b0 	.word	0x200001b0

08000e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff ffee 	bl	8000e40 <HAL_GetTick>
 8000e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e70:	d005      	beq.n	8000e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e72:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <HAL_Delay+0x44>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e7e:	bf00      	nop
 8000e80:	f7ff ffde 	bl	8000e40 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d8f7      	bhi.n	8000e80 <HAL_Delay+0x28>
  {
  }
}
 8000e90:	bf00      	nop
 8000e92:	bf00      	nop
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000008 	.word	0x20000008

08000ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed2:	4a04      	ldr	r2, [pc, #16]	; (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	60d3      	str	r3, [r2, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <__NVIC_GetPriorityGrouping+0x18>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	0a1b      	lsrs	r3, r3, #8
 8000ef2:	f003 0307 	and.w	r3, r3, #7
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db0b      	blt.n	8000f2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	f003 021f 	and.w	r2, r3, #31
 8000f1c:	4907      	ldr	r1, [pc, #28]	; (8000f3c <__NVIC_EnableIRQ+0x38>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	095b      	lsrs	r3, r3, #5
 8000f24:	2001      	movs	r0, #1
 8000f26:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000e100 	.word	0xe000e100

08000f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	db0a      	blt.n	8000f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	490c      	ldr	r1, [pc, #48]	; (8000f8c <__NVIC_SetPriority+0x4c>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	0112      	lsls	r2, r2, #4
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	440b      	add	r3, r1
 8000f64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f68:	e00a      	b.n	8000f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4908      	ldr	r1, [pc, #32]	; (8000f90 <__NVIC_SetPriority+0x50>)
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	f003 030f 	and.w	r3, r3, #15
 8000f76:	3b04      	subs	r3, #4
 8000f78:	0112      	lsls	r2, r2, #4
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	761a      	strb	r2, [r3, #24]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000e100 	.word	0xe000e100
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b089      	sub	sp, #36	; 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	f1c3 0307 	rsb	r3, r3, #7
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	bf28      	it	cs
 8000fb2:	2304      	movcs	r3, #4
 8000fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3304      	adds	r3, #4
 8000fba:	2b06      	cmp	r3, #6
 8000fbc:	d902      	bls.n	8000fc4 <NVIC_EncodePriority+0x30>
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3b03      	subs	r3, #3
 8000fc2:	e000      	b.n	8000fc6 <NVIC_EncodePriority+0x32>
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	43d9      	mvns	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	4313      	orrs	r3, r2
         );
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3724      	adds	r7, #36	; 0x24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
	...

08000ffc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3b01      	subs	r3, #1
 8001008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800100c:	d301      	bcc.n	8001012 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100e:	2301      	movs	r3, #1
 8001010:	e00f      	b.n	8001032 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001012:	4a0a      	ldr	r2, [pc, #40]	; (800103c <SysTick_Config+0x40>)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800101a:	210f      	movs	r1, #15
 800101c:	f04f 30ff 	mov.w	r0, #4294967295
 8001020:	f7ff ff8e 	bl	8000f40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <SysTick_Config+0x40>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102a:	4b04      	ldr	r3, [pc, #16]	; (800103c <SysTick_Config+0x40>)
 800102c:	2207      	movs	r2, #7
 800102e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	e000e010 	.word	0xe000e010

08001040 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ff29 	bl	8000ea0 <__NVIC_SetPriorityGrouping>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001056:	b580      	push	{r7, lr}
 8001058:	b086      	sub	sp, #24
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
 8001062:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001068:	f7ff ff3e 	bl	8000ee8 <__NVIC_GetPriorityGrouping>
 800106c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	68b9      	ldr	r1, [r7, #8]
 8001072:	6978      	ldr	r0, [r7, #20]
 8001074:	f7ff ff8e 	bl	8000f94 <NVIC_EncodePriority>
 8001078:	4602      	mov	r2, r0
 800107a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107e:	4611      	mov	r1, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff5d 	bl	8000f40 <__NVIC_SetPriority>
}
 8001086:	bf00      	nop
 8001088:	3718      	adds	r7, #24
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff31 	bl	8000f04 <__NVIC_EnableIRQ>
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ffa2 	bl	8000ffc <SysTick_Config>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b089      	sub	sp, #36	; 0x24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
 80010de:	e16b      	b.n	80013b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010e0:	2201      	movs	r2, #1
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	697a      	ldr	r2, [r7, #20]
 80010f0:	4013      	ands	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	f040 815a 	bne.w	80013b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	2b01      	cmp	r3, #1
 8001108:	d005      	beq.n	8001116 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001112:	2b02      	cmp	r3, #2
 8001114:	d130      	bne.n	8001178 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	2203      	movs	r2, #3
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4013      	ands	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	68da      	ldr	r2, [r3, #12]
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800114c:	2201      	movs	r2, #1
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	091b      	lsrs	r3, r3, #4
 8001162:	f003 0201 	and.w	r2, r3, #1
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b03      	cmp	r3, #3
 8001182:	d017      	beq.n	80011b4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 0303 	and.w	r3, r3, #3
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d123      	bne.n	8001208 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	08da      	lsrs	r2, r3, #3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3208      	adds	r2, #8
 80011c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	f003 0307 	and.w	r3, r3, #7
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	220f      	movs	r2, #15
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	691a      	ldr	r2, [r3, #16]
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	08da      	lsrs	r2, r3, #3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3208      	adds	r2, #8
 8001202:	69b9      	ldr	r1, [r7, #24]
 8001204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	2203      	movs	r2, #3
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 0203 	and.w	r2, r3, #3
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 80b4 	beq.w	80013b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b60      	ldr	r3, [pc, #384]	; (80013d0 <HAL_GPIO_Init+0x30c>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a5f      	ldr	r2, [pc, #380]	; (80013d0 <HAL_GPIO_Init+0x30c>)
 8001254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b5d      	ldr	r3, [pc, #372]	; (80013d0 <HAL_GPIO_Init+0x30c>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001266:	4a5b      	ldr	r2, [pc, #364]	; (80013d4 <HAL_GPIO_Init+0x310>)
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	3302      	adds	r3, #2
 800126e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001272:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f003 0303 	and.w	r3, r3, #3
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	220f      	movs	r2, #15
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4013      	ands	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a52      	ldr	r2, [pc, #328]	; (80013d8 <HAL_GPIO_Init+0x314>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d02b      	beq.n	80012ea <HAL_GPIO_Init+0x226>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a51      	ldr	r2, [pc, #324]	; (80013dc <HAL_GPIO_Init+0x318>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d025      	beq.n	80012e6 <HAL_GPIO_Init+0x222>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a50      	ldr	r2, [pc, #320]	; (80013e0 <HAL_GPIO_Init+0x31c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d01f      	beq.n	80012e2 <HAL_GPIO_Init+0x21e>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a4f      	ldr	r2, [pc, #316]	; (80013e4 <HAL_GPIO_Init+0x320>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d019      	beq.n	80012de <HAL_GPIO_Init+0x21a>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a4e      	ldr	r2, [pc, #312]	; (80013e8 <HAL_GPIO_Init+0x324>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d013      	beq.n	80012da <HAL_GPIO_Init+0x216>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a4d      	ldr	r2, [pc, #308]	; (80013ec <HAL_GPIO_Init+0x328>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d00d      	beq.n	80012d6 <HAL_GPIO_Init+0x212>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a4c      	ldr	r2, [pc, #304]	; (80013f0 <HAL_GPIO_Init+0x32c>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d007      	beq.n	80012d2 <HAL_GPIO_Init+0x20e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a4b      	ldr	r2, [pc, #300]	; (80013f4 <HAL_GPIO_Init+0x330>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d101      	bne.n	80012ce <HAL_GPIO_Init+0x20a>
 80012ca:	2307      	movs	r3, #7
 80012cc:	e00e      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012ce:	2308      	movs	r3, #8
 80012d0:	e00c      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012d2:	2306      	movs	r3, #6
 80012d4:	e00a      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012d6:	2305      	movs	r3, #5
 80012d8:	e008      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012da:	2304      	movs	r3, #4
 80012dc:	e006      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012de:	2303      	movs	r3, #3
 80012e0:	e004      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012e2:	2302      	movs	r3, #2
 80012e4:	e002      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e000      	b.n	80012ec <HAL_GPIO_Init+0x228>
 80012ea:	2300      	movs	r3, #0
 80012ec:	69fa      	ldr	r2, [r7, #28]
 80012ee:	f002 0203 	and.w	r2, r2, #3
 80012f2:	0092      	lsls	r2, r2, #2
 80012f4:	4093      	lsls	r3, r2
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012fc:	4935      	ldr	r1, [pc, #212]	; (80013d4 <HAL_GPIO_Init+0x310>)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	089b      	lsrs	r3, r3, #2
 8001302:	3302      	adds	r3, #2
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800130a:	4b3b      	ldr	r3, [pc, #236]	; (80013f8 <HAL_GPIO_Init+0x334>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800132e:	4a32      	ldr	r2, [pc, #200]	; (80013f8 <HAL_GPIO_Init+0x334>)
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001334:	4b30      	ldr	r3, [pc, #192]	; (80013f8 <HAL_GPIO_Init+0x334>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d003      	beq.n	8001358 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001358:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <HAL_GPIO_Init+0x334>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800135e:	4b26      	ldr	r3, [pc, #152]	; (80013f8 <HAL_GPIO_Init+0x334>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	43db      	mvns	r3, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4013      	ands	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001382:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <HAL_GPIO_Init+0x334>)
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <HAL_GPIO_Init+0x334>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d003      	beq.n	80013ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013ac:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <HAL_GPIO_Init+0x334>)
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3301      	adds	r3, #1
 80013b6:	61fb      	str	r3, [r7, #28]
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	2b0f      	cmp	r3, #15
 80013bc:	f67f ae90 	bls.w	80010e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3724      	adds	r7, #36	; 0x24
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40013800 	.word	0x40013800
 80013d8:	40020000 	.word	0x40020000
 80013dc:	40020400 	.word	0x40020400
 80013e0:	40020800 	.word	0x40020800
 80013e4:	40020c00 	.word	0x40020c00
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40021400 	.word	0x40021400
 80013f0:	40021800 	.word	0x40021800
 80013f4:	40021c00 	.word	0x40021c00
 80013f8:	40013c00 	.word	0x40013c00

080013fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	691a      	ldr	r2, [r3, #16]
 800140c:	887b      	ldrh	r3, [r7, #2]
 800140e:	4013      	ands	r3, r2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d002      	beq.n	800141a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001414:	2301      	movs	r3, #1
 8001416:	73fb      	strb	r3, [r7, #15]
 8001418:	e001      	b.n	800141e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800141e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	807b      	strh	r3, [r7, #2]
 8001438:	4613      	mov	r3, r2
 800143a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800143c:	787b      	ldrb	r3, [r7, #1]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001442:	887a      	ldrh	r2, [r7, #2]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001448:	e003      	b.n	8001452 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800144a:	887b      	ldrh	r3, [r7, #2]
 800144c:	041a      	lsls	r2, r3, #16
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	619a      	str	r2, [r3, #24]
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800145e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001460:	b08f      	sub	sp, #60	; 0x3c
 8001462:	af0a      	add	r7, sp, #40	; 0x28
 8001464:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e054      	b.n	800151a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d106      	bne.n	8001490 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f006 f816 	bl	80074bc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2203      	movs	r2, #3
 8001494:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800149c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f003 f9b9 	bl	8004826 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	687e      	ldr	r6, [r7, #4]
 80014bc:	466d      	mov	r5, sp
 80014be:	f106 0410 	add.w	r4, r6, #16
 80014c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80014d2:	1d33      	adds	r3, r6, #4
 80014d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d6:	6838      	ldr	r0, [r7, #0]
 80014d8:	f003 f933 	bl	8004742 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2101      	movs	r1, #1
 80014e2:	4618      	mov	r0, r3
 80014e4:	f003 f9b0 	bl	8004848 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	603b      	str	r3, [r7, #0]
 80014ee:	687e      	ldr	r6, [r7, #4]
 80014f0:	466d      	mov	r5, sp
 80014f2:	f106 0410 	add.w	r4, r6, #16
 80014f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001502:	e885 0003 	stmia.w	r5, {r0, r1}
 8001506:	1d33      	adds	r3, r6, #4
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	6838      	ldr	r0, [r7, #0]
 800150c:	f003 fac2 	bl	8004a94 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001522 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001522:	b590      	push	{r4, r7, lr}
 8001524:	b089      	sub	sp, #36	; 0x24
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	4608      	mov	r0, r1
 800152c:	4611      	mov	r1, r2
 800152e:	461a      	mov	r2, r3
 8001530:	4603      	mov	r3, r0
 8001532:	70fb      	strb	r3, [r7, #3]
 8001534:	460b      	mov	r3, r1
 8001536:	70bb      	strb	r3, [r7, #2]
 8001538:	4613      	mov	r3, r2
 800153a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_HCD_HC_Init+0x28>
 8001546:	2302      	movs	r3, #2
 8001548:	e076      	b.n	8001638 <HAL_HCD_HC_Init+0x116>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001552:	78fb      	ldrb	r3, [r7, #3]
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	212c      	movs	r1, #44	; 0x2c
 8001558:	fb01 f303 	mul.w	r3, r1, r3
 800155c:	4413      	add	r3, r2
 800155e:	333d      	adds	r3, #61	; 0x3d
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001564:	78fb      	ldrb	r3, [r7, #3]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	212c      	movs	r1, #44	; 0x2c
 800156a:	fb01 f303 	mul.w	r3, r1, r3
 800156e:	4413      	add	r3, r2
 8001570:	3338      	adds	r3, #56	; 0x38
 8001572:	787a      	ldrb	r2, [r7, #1]
 8001574:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001576:	78fb      	ldrb	r3, [r7, #3]
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	212c      	movs	r1, #44	; 0x2c
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	4413      	add	r3, r2
 8001582:	3340      	adds	r3, #64	; 0x40
 8001584:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001586:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001588:	78fb      	ldrb	r3, [r7, #3]
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	212c      	movs	r1, #44	; 0x2c
 800158e:	fb01 f303 	mul.w	r3, r1, r3
 8001592:	4413      	add	r3, r2
 8001594:	3339      	adds	r3, #57	; 0x39
 8001596:	78fa      	ldrb	r2, [r7, #3]
 8001598:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800159a:	78fb      	ldrb	r3, [r7, #3]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	212c      	movs	r1, #44	; 0x2c
 80015a0:	fb01 f303 	mul.w	r3, r1, r3
 80015a4:	4413      	add	r3, r2
 80015a6:	333f      	adds	r3, #63	; 0x3f
 80015a8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80015ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80015ae:	78fb      	ldrb	r3, [r7, #3]
 80015b0:	78ba      	ldrb	r2, [r7, #2]
 80015b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80015b6:	b2d0      	uxtb	r0, r2
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	212c      	movs	r1, #44	; 0x2c
 80015bc:	fb01 f303 	mul.w	r3, r1, r3
 80015c0:	4413      	add	r3, r2
 80015c2:	333a      	adds	r3, #58	; 0x3a
 80015c4:	4602      	mov	r2, r0
 80015c6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80015c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	da09      	bge.n	80015e4 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	212c      	movs	r1, #44	; 0x2c
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	4413      	add	r3, r2
 80015dc:	333b      	adds	r3, #59	; 0x3b
 80015de:	2201      	movs	r2, #1
 80015e0:	701a      	strb	r2, [r3, #0]
 80015e2:	e008      	b.n	80015f6 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	212c      	movs	r1, #44	; 0x2c
 80015ea:	fb01 f303 	mul.w	r3, r1, r3
 80015ee:	4413      	add	r3, r2
 80015f0:	333b      	adds	r3, #59	; 0x3b
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	212c      	movs	r1, #44	; 0x2c
 80015fc:	fb01 f303 	mul.w	r3, r1, r3
 8001600:	4413      	add	r3, r2
 8001602:	333c      	adds	r3, #60	; 0x3c
 8001604:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001608:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	787c      	ldrb	r4, [r7, #1]
 8001610:	78ba      	ldrb	r2, [r7, #2]
 8001612:	78f9      	ldrb	r1, [r7, #3]
 8001614:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001616:	9302      	str	r3, [sp, #8]
 8001618:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	4623      	mov	r3, r4
 8001626:	f003 fbb7 	bl	8004d98 <USB_HC_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001636:	7bfb      	ldrb	r3, [r7, #15]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	bd90      	pop	{r4, r7, pc}

08001640 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001656:	2b01      	cmp	r3, #1
 8001658:	d101      	bne.n	800165e <HAL_HCD_HC_Halt+0x1e>
 800165a:	2302      	movs	r3, #2
 800165c:	e00f      	b.n	800167e <HAL_HCD_HC_Halt+0x3e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	78fa      	ldrb	r2, [r7, #3]
 800166c:	4611      	mov	r1, r2
 800166e:	4618      	mov	r0, r3
 8001670:	f003 fdf3 	bl	800525a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800167c:	7bfb      	ldrb	r3, [r7, #15]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	4608      	mov	r0, r1
 8001692:	4611      	mov	r1, r2
 8001694:	461a      	mov	r2, r3
 8001696:	4603      	mov	r3, r0
 8001698:	70fb      	strb	r3, [r7, #3]
 800169a:	460b      	mov	r3, r1
 800169c:	70bb      	strb	r3, [r7, #2]
 800169e:	4613      	mov	r3, r2
 80016a0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80016a2:	78fb      	ldrb	r3, [r7, #3]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	212c      	movs	r1, #44	; 0x2c
 80016a8:	fb01 f303 	mul.w	r3, r1, r3
 80016ac:	4413      	add	r3, r2
 80016ae:	333b      	adds	r3, #59	; 0x3b
 80016b0:	78ba      	ldrb	r2, [r7, #2]
 80016b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	212c      	movs	r1, #44	; 0x2c
 80016ba:	fb01 f303 	mul.w	r3, r1, r3
 80016be:	4413      	add	r3, r2
 80016c0:	333f      	adds	r3, #63	; 0x3f
 80016c2:	787a      	ldrb	r2, [r7, #1]
 80016c4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80016c6:	7c3b      	ldrb	r3, [r7, #16]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d112      	bne.n	80016f2 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	3342      	adds	r3, #66	; 0x42
 80016da:	2203      	movs	r2, #3
 80016dc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80016de:	78fb      	ldrb	r3, [r7, #3]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	212c      	movs	r1, #44	; 0x2c
 80016e4:	fb01 f303 	mul.w	r3, r1, r3
 80016e8:	4413      	add	r3, r2
 80016ea:	333d      	adds	r3, #61	; 0x3d
 80016ec:	7f3a      	ldrb	r2, [r7, #28]
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	e008      	b.n	8001704 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	212c      	movs	r1, #44	; 0x2c
 80016f8:	fb01 f303 	mul.w	r3, r1, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	3342      	adds	r3, #66	; 0x42
 8001700:	2202      	movs	r2, #2
 8001702:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001704:	787b      	ldrb	r3, [r7, #1]
 8001706:	2b03      	cmp	r3, #3
 8001708:	f200 80c6 	bhi.w	8001898 <HAL_HCD_HC_SubmitRequest+0x210>
 800170c:	a201      	add	r2, pc, #4	; (adr r2, 8001714 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800170e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001712:	bf00      	nop
 8001714:	08001725 	.word	0x08001725
 8001718:	08001885 	.word	0x08001885
 800171c:	08001789 	.word	0x08001789
 8001720:	08001807 	.word	0x08001807
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001724:	7c3b      	ldrb	r3, [r7, #16]
 8001726:	2b01      	cmp	r3, #1
 8001728:	f040 80b8 	bne.w	800189c <HAL_HCD_HC_SubmitRequest+0x214>
 800172c:	78bb      	ldrb	r3, [r7, #2]
 800172e:	2b00      	cmp	r3, #0
 8001730:	f040 80b4 	bne.w	800189c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001734:	8b3b      	ldrh	r3, [r7, #24]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d108      	bne.n	800174c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	212c      	movs	r1, #44	; 0x2c
 8001740:	fb01 f303 	mul.w	r3, r1, r3
 8001744:	4413      	add	r3, r2
 8001746:	3355      	adds	r3, #85	; 0x55
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	212c      	movs	r1, #44	; 0x2c
 8001752:	fb01 f303 	mul.w	r3, r1, r3
 8001756:	4413      	add	r3, r2
 8001758:	3355      	adds	r3, #85	; 0x55
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d109      	bne.n	8001774 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	212c      	movs	r1, #44	; 0x2c
 8001766:	fb01 f303 	mul.w	r3, r1, r3
 800176a:	4413      	add	r3, r2
 800176c:	3342      	adds	r3, #66	; 0x42
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001772:	e093      	b.n	800189c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001774:	78fb      	ldrb	r3, [r7, #3]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	212c      	movs	r1, #44	; 0x2c
 800177a:	fb01 f303 	mul.w	r3, r1, r3
 800177e:	4413      	add	r3, r2
 8001780:	3342      	adds	r3, #66	; 0x42
 8001782:	2202      	movs	r2, #2
 8001784:	701a      	strb	r2, [r3, #0]
      break;
 8001786:	e089      	b.n	800189c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001788:	78bb      	ldrb	r3, [r7, #2]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d11d      	bne.n	80017ca <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800178e:	78fb      	ldrb	r3, [r7, #3]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	212c      	movs	r1, #44	; 0x2c
 8001794:	fb01 f303 	mul.w	r3, r1, r3
 8001798:	4413      	add	r3, r2
 800179a:	3355      	adds	r3, #85	; 0x55
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d109      	bne.n	80017b6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017a2:	78fb      	ldrb	r3, [r7, #3]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	212c      	movs	r1, #44	; 0x2c
 80017a8:	fb01 f303 	mul.w	r3, r1, r3
 80017ac:	4413      	add	r3, r2
 80017ae:	3342      	adds	r3, #66	; 0x42
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80017b4:	e073      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017b6:	78fb      	ldrb	r3, [r7, #3]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	212c      	movs	r1, #44	; 0x2c
 80017bc:	fb01 f303 	mul.w	r3, r1, r3
 80017c0:	4413      	add	r3, r2
 80017c2:	3342      	adds	r3, #66	; 0x42
 80017c4:	2202      	movs	r2, #2
 80017c6:	701a      	strb	r2, [r3, #0]
      break;
 80017c8:	e069      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	212c      	movs	r1, #44	; 0x2c
 80017d0:	fb01 f303 	mul.w	r3, r1, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	3354      	adds	r3, #84	; 0x54
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d109      	bne.n	80017f2 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	212c      	movs	r1, #44	; 0x2c
 80017e4:	fb01 f303 	mul.w	r3, r1, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	3342      	adds	r3, #66	; 0x42
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
      break;
 80017f0:	e055      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017f2:	78fb      	ldrb	r3, [r7, #3]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	212c      	movs	r1, #44	; 0x2c
 80017f8:	fb01 f303 	mul.w	r3, r1, r3
 80017fc:	4413      	add	r3, r2
 80017fe:	3342      	adds	r3, #66	; 0x42
 8001800:	2202      	movs	r2, #2
 8001802:	701a      	strb	r2, [r3, #0]
      break;
 8001804:	e04b      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001806:	78bb      	ldrb	r3, [r7, #2]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d11d      	bne.n	8001848 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800180c:	78fb      	ldrb	r3, [r7, #3]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	212c      	movs	r1, #44	; 0x2c
 8001812:	fb01 f303 	mul.w	r3, r1, r3
 8001816:	4413      	add	r3, r2
 8001818:	3355      	adds	r3, #85	; 0x55
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d109      	bne.n	8001834 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001820:	78fb      	ldrb	r3, [r7, #3]
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	212c      	movs	r1, #44	; 0x2c
 8001826:	fb01 f303 	mul.w	r3, r1, r3
 800182a:	4413      	add	r3, r2
 800182c:	3342      	adds	r3, #66	; 0x42
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001832:	e034      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001834:	78fb      	ldrb	r3, [r7, #3]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	212c      	movs	r1, #44	; 0x2c
 800183a:	fb01 f303 	mul.w	r3, r1, r3
 800183e:	4413      	add	r3, r2
 8001840:	3342      	adds	r3, #66	; 0x42
 8001842:	2202      	movs	r2, #2
 8001844:	701a      	strb	r2, [r3, #0]
      break;
 8001846:	e02a      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001848:	78fb      	ldrb	r3, [r7, #3]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	212c      	movs	r1, #44	; 0x2c
 800184e:	fb01 f303 	mul.w	r3, r1, r3
 8001852:	4413      	add	r3, r2
 8001854:	3354      	adds	r3, #84	; 0x54
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d109      	bne.n	8001870 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800185c:	78fb      	ldrb	r3, [r7, #3]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	212c      	movs	r1, #44	; 0x2c
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	4413      	add	r3, r2
 8001868:	3342      	adds	r3, #66	; 0x42
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
      break;
 800186e:	e016      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	212c      	movs	r1, #44	; 0x2c
 8001876:	fb01 f303 	mul.w	r3, r1, r3
 800187a:	4413      	add	r3, r2
 800187c:	3342      	adds	r3, #66	; 0x42
 800187e:	2202      	movs	r2, #2
 8001880:	701a      	strb	r2, [r3, #0]
      break;
 8001882:	e00c      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	212c      	movs	r1, #44	; 0x2c
 800188a:	fb01 f303 	mul.w	r3, r1, r3
 800188e:	4413      	add	r3, r2
 8001890:	3342      	adds	r3, #66	; 0x42
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
      break;
 8001896:	e002      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001898:	bf00      	nop
 800189a:	e000      	b.n	800189e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800189c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	212c      	movs	r1, #44	; 0x2c
 80018a4:	fb01 f303 	mul.w	r3, r1, r3
 80018a8:	4413      	add	r3, r2
 80018aa:	3344      	adds	r3, #68	; 0x44
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	8b3a      	ldrh	r2, [r7, #24]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	202c      	movs	r0, #44	; 0x2c
 80018b8:	fb00 f303 	mul.w	r3, r0, r3
 80018bc:	440b      	add	r3, r1
 80018be:	334c      	adds	r3, #76	; 0x4c
 80018c0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80018c2:	78fb      	ldrb	r3, [r7, #3]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	212c      	movs	r1, #44	; 0x2c
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	4413      	add	r3, r2
 80018ce:	3360      	adds	r3, #96	; 0x60
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80018d4:	78fb      	ldrb	r3, [r7, #3]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	212c      	movs	r1, #44	; 0x2c
 80018da:	fb01 f303 	mul.w	r3, r1, r3
 80018de:	4413      	add	r3, r2
 80018e0:	3350      	adds	r3, #80	; 0x50
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	212c      	movs	r1, #44	; 0x2c
 80018ec:	fb01 f303 	mul.w	r3, r1, r3
 80018f0:	4413      	add	r3, r2
 80018f2:	3339      	adds	r3, #57	; 0x39
 80018f4:	78fa      	ldrb	r2, [r7, #3]
 80018f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	212c      	movs	r1, #44	; 0x2c
 80018fe:	fb01 f303 	mul.w	r3, r1, r3
 8001902:	4413      	add	r3, r2
 8001904:	3361      	adds	r3, #97	; 0x61
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	78fb      	ldrb	r3, [r7, #3]
 8001910:	222c      	movs	r2, #44	; 0x2c
 8001912:	fb02 f303 	mul.w	r3, r2, r3
 8001916:	3338      	adds	r3, #56	; 0x38
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	18d1      	adds	r1, r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	461a      	mov	r2, r3
 8001924:	f003 fb46 	bl	8004fb4 <USB_HC_StartXfer>
 8001928:	4603      	mov	r3, r0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop

08001934 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f003 f85f 	bl	8004a0e <USB_GetMode>
 8001950:	4603      	mov	r3, r0
 8001952:	2b01      	cmp	r3, #1
 8001954:	f040 80ef 	bne.w	8001b36 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f003 f843 	bl	80049e8 <USB_ReadInterrupts>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80e5 	beq.w	8001b34 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f003 f83a 	bl	80049e8 <USB_ReadInterrupts>
 8001974:	4603      	mov	r3, r0
 8001976:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800197a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800197e:	d104      	bne.n	800198a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001988:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f003 f82a 	bl	80049e8 <USB_ReadInterrupts>
 8001994:	4603      	mov	r3, r0
 8001996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800199a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800199e:	d104      	bne.n	80019aa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 f81a 	bl	80049e8 <USB_ReadInterrupts>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80019be:	d104      	bne.n	80019ca <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80019c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f003 f80a 	bl	80049e8 <USB_ReadInterrupts>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d103      	bne.n	80019e6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2202      	movs	r2, #2
 80019e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f002 fffc 	bl	80049e8 <USB_ReadInterrupts>
 80019f0:	4603      	mov	r3, r0
 80019f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019fa:	d115      	bne.n	8001a28 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001a04:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d108      	bne.n	8001a28 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f005 fdce 	bl	80075b8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2101      	movs	r1, #1
 8001a22:	4618      	mov	r0, r3
 8001a24:	f003 f8f2 	bl	8004c0c <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f002 ffdb 	bl	80049e8 <USB_ReadInterrupts>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a3c:	d102      	bne.n	8001a44 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f001 f9ff 	bl	8002e42 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f002 ffcd 	bl	80049e8 <USB_ReadInterrupts>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d106      	bne.n	8001a66 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f005 fd91 	bl	8007580 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2208      	movs	r2, #8
 8001a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 ffbc 	bl	80049e8 <USB_ReadInterrupts>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f003 0310 	and.w	r3, r3, #16
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d101      	bne.n	8001a7e <HAL_HCD_IRQHandler+0x14a>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <HAL_HCD_IRQHandler+0x14c>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d012      	beq.n	8001aaa <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	699a      	ldr	r2, [r3, #24]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0210 	bic.w	r2, r2, #16
 8001a92:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f001 f902 	bl	8002c9e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	699a      	ldr	r2, [r3, #24]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f042 0210 	orr.w	r2, r2, #16
 8001aa8:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f002 ff9a 	bl	80049e8 <USB_ReadInterrupts>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001abe:	d13a      	bne.n	8001b36 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f003 fbb7 	bl	8005238 <USB_HC_ReadInterrupt>
 8001aca:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	e025      	b.n	8001b1e <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f003 030f 	and.w	r3, r3, #15
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	fa22 f303 	lsr.w	r3, r2, r3
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d018      	beq.n	8001b18 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	015a      	lsls	r2, r3, #5
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4413      	add	r3, r2
 8001aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001afc:	d106      	bne.n	8001b0c <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	4619      	mov	r1, r3
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 f8ab 	bl	8001c60 <HCD_HC_IN_IRQHandler>
 8001b0a:	e005      	b.n	8001b18 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	4619      	mov	r1, r3
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 fcc6 	bl	80024a4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d3d4      	bcc.n	8001ad2 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b30:	615a      	str	r2, [r3, #20]
 8001b32:	e000      	b.n	8001b36 <HAL_HCD_IRQHandler+0x202>
      return;
 8001b34:	bf00      	nop
    }
  }
}
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d101      	bne.n	8001b52 <HAL_HCD_Start+0x16>
 8001b4e:	2302      	movs	r3, #2
 8001b50:	e013      	b.n	8001b7a <HAL_HCD_Start+0x3e>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2201      	movs	r2, #1
 8001b56:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f002 fe50 	bl	8004804 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2101      	movs	r1, #1
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f003 f8b2 	bl	8004cd4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_HCD_Stop+0x16>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e00d      	b.n	8001bb4 <HAL_HCD_Stop+0x32>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f003 fcb1 	bl	800550c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f003 f859 	bl	8004c80 <USB_ResetPort>
 8001bce:	4603      	mov	r3, r0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001be4:	78fb      	ldrb	r3, [r7, #3]
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	212c      	movs	r1, #44	; 0x2c
 8001bea:	fb01 f303 	mul.w	r3, r1, r3
 8001bee:	4413      	add	r3, r2
 8001bf0:	3360      	adds	r3, #96	; 0x60
 8001bf2:	781b      	ldrb	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	460b      	mov	r3, r1
 8001c0a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	212c      	movs	r1, #44	; 0x2c
 8001c12:	fb01 f303 	mul.w	r3, r1, r3
 8001c16:	4413      	add	r3, r2
 8001c18:	3350      	adds	r3, #80	; 0x50
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f003 f89d 	bl	8004d74 <USB_GetCurrentFrame>
 8001c3a:	4603      	mov	r3, r0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f003 f878 	bl	8004d46 <USB_GetHostSpeed>
 8001c56:	4603      	mov	r3, r0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001c76:	78fb      	ldrb	r3, [r7, #3]
 8001c78:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	015a      	lsls	r2, r3, #5
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4413      	add	r3, r2
 8001c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d119      	bne.n	8001cc4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	015a      	lsls	r2, r3, #5
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4413      	add	r3, r2
 8001c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	015a      	lsls	r2, r3, #5
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4413      	add	r3, r2
 8001caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	0151      	lsls	r1, r2, #5
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	440a      	add	r2, r1
 8001cb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	60d3      	str	r3, [r2, #12]
 8001cc2:	e101      	b.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	015a      	lsls	r2, r3, #5
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4413      	add	r3, r2
 8001ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cda:	d12b      	bne.n	8001d34 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	015a      	lsls	r2, r3, #5
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce8:	461a      	mov	r2, r3
 8001cea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	212c      	movs	r1, #44	; 0x2c
 8001cf6:	fb01 f303 	mul.w	r3, r1, r3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	3361      	adds	r3, #97	; 0x61
 8001cfe:	2207      	movs	r2, #7
 8001d00:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	015a      	lsls	r2, r3, #5
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4413      	add	r3, r2
 8001d0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	0151      	lsls	r1, r2, #5
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	440a      	add	r2, r1
 8001d18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f003 fa94 	bl	800525a <USB_HC_Halt>
 8001d32:	e0c9      	b.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	015a      	lsls	r2, r3, #5
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	2b20      	cmp	r3, #32
 8001d48:	d109      	bne.n	8001d5e <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	015a      	lsls	r2, r3, #5
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	4413      	add	r3, r2
 8001d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d56:	461a      	mov	r2, r3
 8001d58:	2320      	movs	r3, #32
 8001d5a:	6093      	str	r3, [r2, #8]
 8001d5c:	e0b4      	b.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	015a      	lsls	r2, r3, #5
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	4413      	add	r3, r2
 8001d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d133      	bne.n	8001ddc <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	015a      	lsls	r2, r3, #5
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	0151      	lsls	r1, r2, #5
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	440a      	add	r2, r1
 8001d8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d8e:	f043 0302 	orr.w	r3, r3, #2
 8001d92:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	212c      	movs	r1, #44	; 0x2c
 8001d9a:	fb01 f303 	mul.w	r3, r1, r3
 8001d9e:	4413      	add	r3, r2
 8001da0:	3361      	adds	r3, #97	; 0x61
 8001da2:	2205      	movs	r2, #5
 8001da4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	015a      	lsls	r2, r3, #5
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4413      	add	r3, r2
 8001dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001db2:	461a      	mov	r2, r3
 8001db4:	2310      	movs	r3, #16
 8001db6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	015a      	lsls	r2, r3, #5
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	2308      	movs	r3, #8
 8001dc8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f003 fa40 	bl	800525a <USB_HC_Halt>
 8001dda:	e075      	b.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	015a      	lsls	r2, r3, #5
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	4413      	add	r3, r2
 8001de4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df2:	d134      	bne.n	8001e5e <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	015a      	lsls	r2, r3, #5
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	0151      	lsls	r1, r2, #5
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	440a      	add	r2, r1
 8001e0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e0e:	f043 0302 	orr.w	r3, r3, #2
 8001e12:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	212c      	movs	r1, #44	; 0x2c
 8001e1a:	fb01 f303 	mul.w	r3, r1, r3
 8001e1e:	4413      	add	r3, r2
 8001e20:	3361      	adds	r3, #97	; 0x61
 8001e22:	2208      	movs	r2, #8
 8001e24:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	015a      	lsls	r2, r3, #5
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e32:	461a      	mov	r2, r3
 8001e34:	2310      	movs	r3, #16
 8001e36:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e44:	461a      	mov	r2, r3
 8001e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e4a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	b2d2      	uxtb	r2, r2
 8001e54:	4611      	mov	r1, r2
 8001e56:	4618      	mov	r0, r3
 8001e58:	f003 f9ff 	bl	800525a <USB_HC_Halt>
 8001e5c:	e034      	b.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	015a      	lsls	r2, r3, #5
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4413      	add	r3, r2
 8001e66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e70:	2b80      	cmp	r3, #128	; 0x80
 8001e72:	d129      	bne.n	8001ec8 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	015a      	lsls	r2, r3, #5
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	0151      	lsls	r1, r2, #5
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	440a      	add	r2, r1
 8001e8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e8e:	f043 0302 	orr.w	r3, r3, #2
 8001e92:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	212c      	movs	r1, #44	; 0x2c
 8001e9a:	fb01 f303 	mul.w	r3, r1, r3
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3361      	adds	r3, #97	; 0x61
 8001ea2:	2206      	movs	r2, #6
 8001ea4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f003 f9d2 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	015a      	lsls	r2, r3, #5
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ede:	d122      	bne.n	8001f26 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	015a      	lsls	r2, r3, #5
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	0151      	lsls	r1, r2, #5
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	440a      	add	r2, r1
 8001ef6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001efa:	f043 0302 	orr.w	r3, r3, #2
 8001efe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	4611      	mov	r1, r2
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 f9a5 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	015a      	lsls	r2, r3, #5
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4413      	add	r3, r2
 8001f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f22:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001f24:	e2ba      	b.n	800249c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	015a      	lsls	r2, r3, #5
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	f040 811b 	bne.w	8002174 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d019      	beq.n	8001f7a <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	212c      	movs	r1, #44	; 0x2c
 8001f4c:	fb01 f303 	mul.w	r3, r1, r3
 8001f50:	4413      	add	r3, r2
 8001f52:	3348      	adds	r3, #72	; 0x48
 8001f54:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	0159      	lsls	r1, r3, #5
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	440b      	add	r3, r1
 8001f5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f68:	1ad2      	subs	r2, r2, r3
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	202c      	movs	r0, #44	; 0x2c
 8001f70:	fb00 f303 	mul.w	r3, r0, r3
 8001f74:	440b      	add	r3, r1
 8001f76:	3350      	adds	r3, #80	; 0x50
 8001f78:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	212c      	movs	r1, #44	; 0x2c
 8001f80:	fb01 f303 	mul.w	r3, r1, r3
 8001f84:	4413      	add	r3, r2
 8001f86:	3361      	adds	r3, #97	; 0x61
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	212c      	movs	r1, #44	; 0x2c
 8001f92:	fb01 f303 	mul.w	r3, r1, r3
 8001f96:	4413      	add	r3, r2
 8001f98:	335c      	adds	r3, #92	; 0x5c
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	015a      	lsls	r2, r3, #5
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001faa:	461a      	mov	r2, r3
 8001fac:	2301      	movs	r3, #1
 8001fae:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	212c      	movs	r1, #44	; 0x2c
 8001fb6:	fb01 f303 	mul.w	r3, r1, r3
 8001fba:	4413      	add	r3, r2
 8001fbc:	333f      	adds	r3, #63	; 0x3f
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d009      	beq.n	8001fd8 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	212c      	movs	r1, #44	; 0x2c
 8001fca:	fb01 f303 	mul.w	r3, r1, r3
 8001fce:	4413      	add	r3, r2
 8001fd0:	333f      	adds	r3, #63	; 0x3f
 8001fd2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d121      	bne.n	800201c <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	015a      	lsls	r2, r3, #5
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	0151      	lsls	r1, r2, #5
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	440a      	add	r2, r1
 8001fee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ff2:	f043 0302 	orr.w	r3, r3, #2
 8001ff6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	4611      	mov	r1, r2
 8002002:	4618      	mov	r0, r3
 8002004:	f003 f929 	bl	800525a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	015a      	lsls	r2, r3, #5
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4413      	add	r3, r2
 8002010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002014:	461a      	mov	r2, r3
 8002016:	2310      	movs	r3, #16
 8002018:	6093      	str	r3, [r2, #8]
 800201a:	e066      	b.n	80020ea <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	212c      	movs	r1, #44	; 0x2c
 8002022:	fb01 f303 	mul.w	r3, r1, r3
 8002026:	4413      	add	r3, r2
 8002028:	333f      	adds	r3, #63	; 0x3f
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b03      	cmp	r3, #3
 800202e:	d127      	bne.n	8002080 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	015a      	lsls	r2, r3, #5
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4413      	add	r3, r2
 8002038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	0151      	lsls	r1, r2, #5
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	440a      	add	r2, r1
 8002046:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800204a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800204e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	212c      	movs	r1, #44	; 0x2c
 8002056:	fb01 f303 	mul.w	r3, r1, r3
 800205a:	4413      	add	r3, r2
 800205c:	3360      	adds	r3, #96	; 0x60
 800205e:	2201      	movs	r2, #1
 8002060:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	b2d9      	uxtb	r1, r3
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	202c      	movs	r0, #44	; 0x2c
 800206c:	fb00 f303 	mul.w	r3, r0, r3
 8002070:	4413      	add	r3, r2
 8002072:	3360      	adds	r3, #96	; 0x60
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f005 faab 	bl	80075d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800207e:	e034      	b.n	80020ea <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	212c      	movs	r1, #44	; 0x2c
 8002086:	fb01 f303 	mul.w	r3, r1, r3
 800208a:	4413      	add	r3, r2
 800208c:	333f      	adds	r3, #63	; 0x3f
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d12a      	bne.n	80020ea <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	212c      	movs	r1, #44	; 0x2c
 800209a:	fb01 f303 	mul.w	r3, r1, r3
 800209e:	4413      	add	r3, r2
 80020a0:	3360      	adds	r3, #96	; 0x60
 80020a2:	2201      	movs	r2, #1
 80020a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	212c      	movs	r1, #44	; 0x2c
 80020ac:	fb01 f303 	mul.w	r3, r1, r3
 80020b0:	4413      	add	r3, r2
 80020b2:	3354      	adds	r3, #84	; 0x54
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	f083 0301 	eor.w	r3, r3, #1
 80020ba:	b2d8      	uxtb	r0, r3
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	212c      	movs	r1, #44	; 0x2c
 80020c2:	fb01 f303 	mul.w	r3, r1, r3
 80020c6:	4413      	add	r3, r2
 80020c8:	3354      	adds	r3, #84	; 0x54
 80020ca:	4602      	mov	r2, r0
 80020cc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	b2d9      	uxtb	r1, r3
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	202c      	movs	r0, #44	; 0x2c
 80020d8:	fb00 f303 	mul.w	r3, r0, r3
 80020dc:	4413      	add	r3, r2
 80020de:	3360      	adds	r3, #96	; 0x60
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f005 fa75 	bl	80075d4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d12b      	bne.n	800214a <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	212c      	movs	r1, #44	; 0x2c
 80020f8:	fb01 f303 	mul.w	r3, r1, r3
 80020fc:	4413      	add	r3, r2
 80020fe:	3348      	adds	r3, #72	; 0x48
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	202c      	movs	r0, #44	; 0x2c
 8002108:	fb00 f202 	mul.w	r2, r0, r2
 800210c:	440a      	add	r2, r1
 800210e:	3240      	adds	r2, #64	; 0x40
 8002110:	8812      	ldrh	r2, [r2, #0]
 8002112:	fbb3 f3f2 	udiv	r3, r3, r2
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 81be 	beq.w	800249c <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	212c      	movs	r1, #44	; 0x2c
 8002126:	fb01 f303 	mul.w	r3, r1, r3
 800212a:	4413      	add	r3, r2
 800212c:	3354      	adds	r3, #84	; 0x54
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	f083 0301 	eor.w	r3, r3, #1
 8002134:	b2d8      	uxtb	r0, r3
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	212c      	movs	r1, #44	; 0x2c
 800213c:	fb01 f303 	mul.w	r3, r1, r3
 8002140:	4413      	add	r3, r2
 8002142:	3354      	adds	r3, #84	; 0x54
 8002144:	4602      	mov	r2, r0
 8002146:	701a      	strb	r2, [r3, #0]
}
 8002148:	e1a8      	b.n	800249c <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	212c      	movs	r1, #44	; 0x2c
 8002150:	fb01 f303 	mul.w	r3, r1, r3
 8002154:	4413      	add	r3, r2
 8002156:	3354      	adds	r3, #84	; 0x54
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	f083 0301 	eor.w	r3, r3, #1
 800215e:	b2d8      	uxtb	r0, r3
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	212c      	movs	r1, #44	; 0x2c
 8002166:	fb01 f303 	mul.w	r3, r1, r3
 800216a:	4413      	add	r3, r2
 800216c:	3354      	adds	r3, #84	; 0x54
 800216e:	4602      	mov	r2, r0
 8002170:	701a      	strb	r2, [r3, #0]
}
 8002172:	e193      	b.n	800249c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	015a      	lsls	r2, r3, #5
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4413      	add	r3, r2
 800217c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b02      	cmp	r3, #2
 8002188:	f040 8106 	bne.w	8002398 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	015a      	lsls	r2, r3, #5
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4413      	add	r3, r2
 8002194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	0151      	lsls	r1, r2, #5
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	440a      	add	r2, r1
 80021a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80021a6:	f023 0302 	bic.w	r3, r3, #2
 80021aa:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	212c      	movs	r1, #44	; 0x2c
 80021b2:	fb01 f303 	mul.w	r3, r1, r3
 80021b6:	4413      	add	r3, r2
 80021b8:	3361      	adds	r3, #97	; 0x61
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d109      	bne.n	80021d4 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	212c      	movs	r1, #44	; 0x2c
 80021c6:	fb01 f303 	mul.w	r3, r1, r3
 80021ca:	4413      	add	r3, r2
 80021cc:	3360      	adds	r3, #96	; 0x60
 80021ce:	2201      	movs	r2, #1
 80021d0:	701a      	strb	r2, [r3, #0]
 80021d2:	e0c9      	b.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	212c      	movs	r1, #44	; 0x2c
 80021da:	fb01 f303 	mul.w	r3, r1, r3
 80021de:	4413      	add	r3, r2
 80021e0:	3361      	adds	r3, #97	; 0x61
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	d109      	bne.n	80021fc <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	212c      	movs	r1, #44	; 0x2c
 80021ee:	fb01 f303 	mul.w	r3, r1, r3
 80021f2:	4413      	add	r3, r2
 80021f4:	3360      	adds	r3, #96	; 0x60
 80021f6:	2205      	movs	r2, #5
 80021f8:	701a      	strb	r2, [r3, #0]
 80021fa:	e0b5      	b.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	212c      	movs	r1, #44	; 0x2c
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	4413      	add	r3, r2
 8002208:	3361      	adds	r3, #97	; 0x61
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b06      	cmp	r3, #6
 800220e:	d009      	beq.n	8002224 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	212c      	movs	r1, #44	; 0x2c
 8002216:	fb01 f303 	mul.w	r3, r1, r3
 800221a:	4413      	add	r3, r2
 800221c:	3361      	adds	r3, #97	; 0x61
 800221e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002220:	2b08      	cmp	r3, #8
 8002222:	d150      	bne.n	80022c6 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	212c      	movs	r1, #44	; 0x2c
 800222a:	fb01 f303 	mul.w	r3, r1, r3
 800222e:	4413      	add	r3, r2
 8002230:	335c      	adds	r3, #92	; 0x5c
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	1c5a      	adds	r2, r3, #1
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	202c      	movs	r0, #44	; 0x2c
 800223c:	fb00 f303 	mul.w	r3, r0, r3
 8002240:	440b      	add	r3, r1
 8002242:	335c      	adds	r3, #92	; 0x5c
 8002244:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	212c      	movs	r1, #44	; 0x2c
 800224c:	fb01 f303 	mul.w	r3, r1, r3
 8002250:	4413      	add	r3, r2
 8002252:	335c      	adds	r3, #92	; 0x5c
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2b02      	cmp	r3, #2
 8002258:	d912      	bls.n	8002280 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	212c      	movs	r1, #44	; 0x2c
 8002260:	fb01 f303 	mul.w	r3, r1, r3
 8002264:	4413      	add	r3, r2
 8002266:	335c      	adds	r3, #92	; 0x5c
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	212c      	movs	r1, #44	; 0x2c
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	4413      	add	r3, r2
 8002278:	3360      	adds	r3, #96	; 0x60
 800227a:	2204      	movs	r2, #4
 800227c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800227e:	e073      	b.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	212c      	movs	r1, #44	; 0x2c
 8002286:	fb01 f303 	mul.w	r3, r1, r3
 800228a:	4413      	add	r3, r2
 800228c:	3360      	adds	r3, #96	; 0x60
 800228e:	2202      	movs	r2, #2
 8002290:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022a8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022b0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	015a      	lsls	r2, r3, #5
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	4413      	add	r3, r2
 80022ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022be:	461a      	mov	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80022c4:	e050      	b.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	212c      	movs	r1, #44	; 0x2c
 80022cc:	fb01 f303 	mul.w	r3, r1, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	3361      	adds	r3, #97	; 0x61
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d122      	bne.n	8002320 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	212c      	movs	r1, #44	; 0x2c
 80022e0:	fb01 f303 	mul.w	r3, r1, r3
 80022e4:	4413      	add	r3, r2
 80022e6:	3360      	adds	r3, #96	; 0x60
 80022e8:	2202      	movs	r2, #2
 80022ea:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	015a      	lsls	r2, r3, #5
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002302:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800230a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	015a      	lsls	r2, r3, #5
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4413      	add	r3, r2
 8002314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002318:	461a      	mov	r2, r3
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e023      	b.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	212c      	movs	r1, #44	; 0x2c
 8002326:	fb01 f303 	mul.w	r3, r1, r3
 800232a:	4413      	add	r3, r2
 800232c:	3361      	adds	r3, #97	; 0x61
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b07      	cmp	r3, #7
 8002332:	d119      	bne.n	8002368 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	212c      	movs	r1, #44	; 0x2c
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	335c      	adds	r3, #92	; 0x5c
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	1c5a      	adds	r2, r3, #1
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	202c      	movs	r0, #44	; 0x2c
 800234c:	fb00 f303 	mul.w	r3, r0, r3
 8002350:	440b      	add	r3, r1
 8002352:	335c      	adds	r3, #92	; 0x5c
 8002354:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	212c      	movs	r1, #44	; 0x2c
 800235c:	fb01 f303 	mul.w	r3, r1, r3
 8002360:	4413      	add	r3, r2
 8002362:	3360      	adds	r3, #96	; 0x60
 8002364:	2204      	movs	r2, #4
 8002366:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	015a      	lsls	r2, r3, #5
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4413      	add	r3, r2
 8002370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002374:	461a      	mov	r2, r3
 8002376:	2302      	movs	r3, #2
 8002378:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	b2d9      	uxtb	r1, r3
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	202c      	movs	r0, #44	; 0x2c
 8002384:	fb00 f303 	mul.w	r3, r0, r3
 8002388:	4413      	add	r3, r2
 800238a:	3360      	adds	r3, #96	; 0x60
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f005 f91f 	bl	80075d4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002396:	e081      	b.n	800249c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	015a      	lsls	r2, r3, #5
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4413      	add	r3, r2
 80023a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2b10      	cmp	r3, #16
 80023ac:	d176      	bne.n	800249c <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	212c      	movs	r1, #44	; 0x2c
 80023b4:	fb01 f303 	mul.w	r3, r1, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	333f      	adds	r3, #63	; 0x3f
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d121      	bne.n	8002406 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	212c      	movs	r1, #44	; 0x2c
 80023c8:	fb01 f303 	mul.w	r3, r1, r3
 80023cc:	4413      	add	r3, r2
 80023ce:	335c      	adds	r3, #92	; 0x5c
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	015a      	lsls	r2, r3, #5
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	4413      	add	r3, r2
 80023dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	0151      	lsls	r1, r2, #5
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	440a      	add	r2, r1
 80023ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023ee:	f043 0302 	orr.w	r3, r3, #2
 80023f2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	4611      	mov	r1, r2
 80023fe:	4618      	mov	r0, r3
 8002400:	f002 ff2b 	bl	800525a <USB_HC_Halt>
 8002404:	e041      	b.n	800248a <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	212c      	movs	r1, #44	; 0x2c
 800240c:	fb01 f303 	mul.w	r3, r1, r3
 8002410:	4413      	add	r3, r2
 8002412:	333f      	adds	r3, #63	; 0x3f
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	212c      	movs	r1, #44	; 0x2c
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	4413      	add	r3, r2
 8002426:	333f      	adds	r3, #63	; 0x3f
 8002428:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800242a:	2b02      	cmp	r3, #2
 800242c:	d12d      	bne.n	800248a <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	212c      	movs	r1, #44	; 0x2c
 8002434:	fb01 f303 	mul.w	r3, r1, r3
 8002438:	4413      	add	r3, r2
 800243a:	335c      	adds	r3, #92	; 0x5c
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d120      	bne.n	800248a <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	212c      	movs	r1, #44	; 0x2c
 800244e:	fb01 f303 	mul.w	r3, r1, r3
 8002452:	4413      	add	r3, r2
 8002454:	3361      	adds	r3, #97	; 0x61
 8002456:	2203      	movs	r2, #3
 8002458:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	015a      	lsls	r2, r3, #5
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	4413      	add	r3, r2
 8002462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	0151      	lsls	r1, r2, #5
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	440a      	add	r2, r1
 8002470:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002474:	f043 0302 	orr.w	r3, r3, #2
 8002478:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	4611      	mov	r1, r2
 8002484:	4618      	mov	r0, r3
 8002486:	f002 fee8 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	015a      	lsls	r2, r3, #5
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	4413      	add	r3, r2
 8002492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002496:	461a      	mov	r2, r3
 8002498:	2310      	movs	r3, #16
 800249a:	6093      	str	r3, [r2, #8]
}
 800249c:	bf00      	nop
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	015a      	lsls	r2, r3, #5
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	4413      	add	r3, r2
 80024c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d119      	bne.n	8002508 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	015a      	lsls	r2, r3, #5
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	4413      	add	r3, r2
 80024dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e0:	461a      	mov	r2, r3
 80024e2:	2304      	movs	r3, #4
 80024e4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	015a      	lsls	r2, r3, #5
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	0151      	lsls	r1, r2, #5
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	440a      	add	r2, r1
 80024fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002500:	f043 0302 	orr.w	r3, r3, #2
 8002504:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002506:	e3c6      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	015a      	lsls	r2, r3, #5
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	4413      	add	r3, r2
 8002510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 0320 	and.w	r3, r3, #32
 800251a:	2b20      	cmp	r3, #32
 800251c:	d13e      	bne.n	800259c <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	015a      	lsls	r2, r3, #5
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	4413      	add	r3, r2
 8002526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800252a:	461a      	mov	r2, r3
 800252c:	2320      	movs	r3, #32
 800252e:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	212c      	movs	r1, #44	; 0x2c
 8002536:	fb01 f303 	mul.w	r3, r1, r3
 800253a:	4413      	add	r3, r2
 800253c:	333d      	adds	r3, #61	; 0x3d
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b01      	cmp	r3, #1
 8002542:	f040 83a8 	bne.w	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	212c      	movs	r1, #44	; 0x2c
 800254c:	fb01 f303 	mul.w	r3, r1, r3
 8002550:	4413      	add	r3, r2
 8002552:	333d      	adds	r3, #61	; 0x3d
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	212c      	movs	r1, #44	; 0x2c
 800255e:	fb01 f303 	mul.w	r3, r1, r3
 8002562:	4413      	add	r3, r2
 8002564:	3360      	adds	r3, #96	; 0x60
 8002566:	2202      	movs	r2, #2
 8002568:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	015a      	lsls	r2, r3, #5
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	4413      	add	r3, r2
 8002572:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	0151      	lsls	r1, r2, #5
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	440a      	add	r2, r1
 8002580:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	b2d2      	uxtb	r2, r2
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f002 fe60 	bl	800525a <USB_HC_Halt>
}
 800259a:	e37c      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	015a      	lsls	r2, r3, #5
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	4413      	add	r3, r2
 80025a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025b2:	d122      	bne.n	80025fa <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	015a      	lsls	r2, r3, #5
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	4413      	add	r3, r2
 80025bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	0151      	lsls	r1, r2, #5
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	440a      	add	r2, r1
 80025ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f002 fe3b 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f0:	461a      	mov	r2, r3
 80025f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025f6:	6093      	str	r3, [r2, #8]
}
 80025f8:	e34d      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	015a      	lsls	r2, r3, #5
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	4413      	add	r3, r2
 8002602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b01      	cmp	r3, #1
 800260e:	d150      	bne.n	80026b2 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	212c      	movs	r1, #44	; 0x2c
 8002616:	fb01 f303 	mul.w	r3, r1, r3
 800261a:	4413      	add	r3, r2
 800261c:	335c      	adds	r3, #92	; 0x5c
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	015a      	lsls	r2, r3, #5
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	4413      	add	r3, r2
 800262a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002634:	2b40      	cmp	r3, #64	; 0x40
 8002636:	d111      	bne.n	800265c <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	212c      	movs	r1, #44	; 0x2c
 800263e:	fb01 f303 	mul.w	r3, r1, r3
 8002642:	4413      	add	r3, r2
 8002644:	333d      	adds	r3, #61	; 0x3d
 8002646:	2201      	movs	r2, #1
 8002648:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	015a      	lsls	r2, r3, #5
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	4413      	add	r3, r2
 8002652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002656:	461a      	mov	r2, r3
 8002658:	2340      	movs	r3, #64	; 0x40
 800265a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	0151      	lsls	r1, r2, #5
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	440a      	add	r2, r1
 8002672:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002676:	f043 0302 	orr.w	r3, r3, #2
 800267a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	4611      	mov	r1, r2
 8002686:	4618      	mov	r0, r3
 8002688:	f002 fde7 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	015a      	lsls	r2, r3, #5
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	4413      	add	r3, r2
 8002694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002698:	461a      	mov	r2, r3
 800269a:	2301      	movs	r3, #1
 800269c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	212c      	movs	r1, #44	; 0x2c
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	3361      	adds	r3, #97	; 0x61
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
}
 80026b0:	e2f1      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026c4:	2b40      	cmp	r3, #64	; 0x40
 80026c6:	d13c      	bne.n	8002742 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	212c      	movs	r1, #44	; 0x2c
 80026ce:	fb01 f303 	mul.w	r3, r1, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	3361      	adds	r3, #97	; 0x61
 80026d6:	2204      	movs	r2, #4
 80026d8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	212c      	movs	r1, #44	; 0x2c
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	4413      	add	r3, r2
 80026e6:	333d      	adds	r3, #61	; 0x3d
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	212c      	movs	r1, #44	; 0x2c
 80026f2:	fb01 f303 	mul.w	r3, r1, r3
 80026f6:	4413      	add	r3, r2
 80026f8:	335c      	adds	r3, #92	; 0x5c
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	015a      	lsls	r2, r3, #5
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	4413      	add	r3, r2
 8002706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	0151      	lsls	r1, r2, #5
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	440a      	add	r2, r1
 8002714:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002718:	f043 0302 	orr.w	r3, r3, #2
 800271c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	4611      	mov	r1, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f002 fd96 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	4413      	add	r3, r2
 8002736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800273a:	461a      	mov	r2, r3
 800273c:	2340      	movs	r3, #64	; 0x40
 800273e:	6093      	str	r3, [r2, #8]
}
 8002740:	e2a9      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	015a      	lsls	r2, r3, #5
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	4413      	add	r3, r2
 800274a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b08      	cmp	r3, #8
 8002756:	d12a      	bne.n	80027ae <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	015a      	lsls	r2, r3, #5
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	4413      	add	r3, r2
 8002760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002764:	461a      	mov	r2, r3
 8002766:	2308      	movs	r3, #8
 8002768:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	015a      	lsls	r2, r3, #5
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	4413      	add	r3, r2
 8002772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	0151      	lsls	r1, r2, #5
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	440a      	add	r2, r1
 8002780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002784:	f043 0302 	orr.w	r3, r3, #2
 8002788:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f002 fd60 	bl	800525a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	212c      	movs	r1, #44	; 0x2c
 80027a0:	fb01 f303 	mul.w	r3, r1, r3
 80027a4:	4413      	add	r3, r2
 80027a6:	3361      	adds	r3, #97	; 0x61
 80027a8:	2205      	movs	r2, #5
 80027aa:	701a      	strb	r2, [r3, #0]
}
 80027ac:	e273      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	015a      	lsls	r2, r3, #5
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	4413      	add	r3, r2
 80027b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b10      	cmp	r3, #16
 80027c2:	d150      	bne.n	8002866 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	212c      	movs	r1, #44	; 0x2c
 80027ca:	fb01 f303 	mul.w	r3, r1, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	335c      	adds	r3, #92	; 0x5c
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	212c      	movs	r1, #44	; 0x2c
 80027dc:	fb01 f303 	mul.w	r3, r1, r3
 80027e0:	4413      	add	r3, r2
 80027e2:	3361      	adds	r3, #97	; 0x61
 80027e4:	2203      	movs	r2, #3
 80027e6:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	212c      	movs	r1, #44	; 0x2c
 80027ee:	fb01 f303 	mul.w	r3, r1, r3
 80027f2:	4413      	add	r3, r2
 80027f4:	333d      	adds	r3, #61	; 0x3d
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d112      	bne.n	8002822 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	212c      	movs	r1, #44	; 0x2c
 8002802:	fb01 f303 	mul.w	r3, r1, r3
 8002806:	4413      	add	r3, r2
 8002808:	333c      	adds	r3, #60	; 0x3c
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d108      	bne.n	8002822 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	212c      	movs	r1, #44	; 0x2c
 8002816:	fb01 f303 	mul.w	r3, r1, r3
 800281a:	4413      	add	r3, r2
 800281c:	333d      	adds	r3, #61	; 0x3d
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	015a      	lsls	r2, r3, #5
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	4413      	add	r3, r2
 800282a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	0151      	lsls	r1, r2, #5
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	440a      	add	r2, r1
 8002838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800283c:	f043 0302 	orr.w	r3, r3, #2
 8002840:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f002 fd04 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	015a      	lsls	r2, r3, #5
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	4413      	add	r3, r2
 800285a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800285e:	461a      	mov	r2, r3
 8002860:	2310      	movs	r3, #16
 8002862:	6093      	str	r3, [r2, #8]
}
 8002864:	e217      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	015a      	lsls	r2, r3, #5
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	4413      	add	r3, r2
 800286e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002878:	2b80      	cmp	r3, #128	; 0x80
 800287a:	d174      	bne.n	8002966 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d121      	bne.n	80028c8 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	212c      	movs	r1, #44	; 0x2c
 800288a:	fb01 f303 	mul.w	r3, r1, r3
 800288e:	4413      	add	r3, r2
 8002890:	3361      	adds	r3, #97	; 0x61
 8002892:	2206      	movs	r2, #6
 8002894:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	015a      	lsls	r2, r3, #5
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	4413      	add	r3, r2
 800289e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	697a      	ldr	r2, [r7, #20]
 80028a6:	0151      	lsls	r1, r2, #5
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	440a      	add	r2, r1
 80028ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028b0:	f043 0302 	orr.w	r3, r3, #2
 80028b4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f002 fcca 	bl	800525a <USB_HC_Halt>
 80028c6:	e044      	b.n	8002952 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	212c      	movs	r1, #44	; 0x2c
 80028ce:	fb01 f303 	mul.w	r3, r1, r3
 80028d2:	4413      	add	r3, r2
 80028d4:	335c      	adds	r3, #92	; 0x5c
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	202c      	movs	r0, #44	; 0x2c
 80028e0:	fb00 f303 	mul.w	r3, r0, r3
 80028e4:	440b      	add	r3, r1
 80028e6:	335c      	adds	r3, #92	; 0x5c
 80028e8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	212c      	movs	r1, #44	; 0x2c
 80028f0:	fb01 f303 	mul.w	r3, r1, r3
 80028f4:	4413      	add	r3, r2
 80028f6:	335c      	adds	r3, #92	; 0x5c
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d920      	bls.n	8002940 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	212c      	movs	r1, #44	; 0x2c
 8002904:	fb01 f303 	mul.w	r3, r1, r3
 8002908:	4413      	add	r3, r2
 800290a:	335c      	adds	r3, #92	; 0x5c
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	212c      	movs	r1, #44	; 0x2c
 8002916:	fb01 f303 	mul.w	r3, r1, r3
 800291a:	4413      	add	r3, r2
 800291c:	3360      	adds	r3, #96	; 0x60
 800291e:	2204      	movs	r2, #4
 8002920:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	b2d9      	uxtb	r1, r3
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	202c      	movs	r0, #44	; 0x2c
 800292c:	fb00 f303 	mul.w	r3, r0, r3
 8002930:	4413      	add	r3, r2
 8002932:	3360      	adds	r3, #96	; 0x60
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f004 fe4b 	bl	80075d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800293e:	e008      	b.n	8002952 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	212c      	movs	r1, #44	; 0x2c
 8002946:	fb01 f303 	mul.w	r3, r1, r3
 800294a:	4413      	add	r3, r2
 800294c:	3360      	adds	r3, #96	; 0x60
 800294e:	2202      	movs	r2, #2
 8002950:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	015a      	lsls	r2, r3, #5
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	4413      	add	r3, r2
 800295a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295e:	461a      	mov	r2, r3
 8002960:	2380      	movs	r3, #128	; 0x80
 8002962:	6093      	str	r3, [r2, #8]
}
 8002964:	e197      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	015a      	lsls	r2, r3, #5
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	4413      	add	r3, r2
 800296e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297c:	d134      	bne.n	80029e8 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	015a      	lsls	r2, r3, #5
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	4413      	add	r3, r2
 8002986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	0151      	lsls	r1, r2, #5
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	440a      	add	r2, r1
 8002994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002998:	f043 0302 	orr.w	r3, r3, #2
 800299c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	4611      	mov	r1, r2
 80029a8:	4618      	mov	r0, r3
 80029aa:	f002 fc56 	bl	800525a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	015a      	lsls	r2, r3, #5
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4413      	add	r3, r2
 80029b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ba:	461a      	mov	r2, r3
 80029bc:	2310      	movs	r3, #16
 80029be:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	015a      	lsls	r2, r3, #5
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	4413      	add	r3, r2
 80029c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029cc:	461a      	mov	r2, r3
 80029ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	212c      	movs	r1, #44	; 0x2c
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	4413      	add	r3, r2
 80029e0:	3361      	adds	r3, #97	; 0x61
 80029e2:	2208      	movs	r2, #8
 80029e4:	701a      	strb	r2, [r3, #0]
}
 80029e6:	e156      	b.n	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	015a      	lsls	r2, r3, #5
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	4413      	add	r3, r2
 80029f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	f040 814b 	bne.w	8002c96 <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	015a      	lsls	r2, r3, #5
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	4413      	add	r3, r2
 8002a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	0151      	lsls	r1, r2, #5
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	440a      	add	r2, r1
 8002a16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a1a:	f023 0302 	bic.w	r3, r3, #2
 8002a1e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	212c      	movs	r1, #44	; 0x2c
 8002a26:	fb01 f303 	mul.w	r3, r1, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3361      	adds	r3, #97	; 0x61
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d179      	bne.n	8002b28 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	212c      	movs	r1, #44	; 0x2c
 8002a3a:	fb01 f303 	mul.w	r3, r1, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	3360      	adds	r3, #96	; 0x60
 8002a42:	2201      	movs	r2, #1
 8002a44:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	212c      	movs	r1, #44	; 0x2c
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	333f      	adds	r3, #63	; 0x3f
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d00a      	beq.n	8002a70 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	212c      	movs	r1, #44	; 0x2c
 8002a60:	fb01 f303 	mul.w	r3, r1, r3
 8002a64:	4413      	add	r3, r2
 8002a66:	333f      	adds	r3, #63	; 0x3f
 8002a68:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	f040 80fc 	bne.w	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d142      	bne.n	8002afe <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	212c      	movs	r1, #44	; 0x2c
 8002a7e:	fb01 f303 	mul.w	r3, r1, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	334c      	adds	r3, #76	; 0x4c
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 80ed 	beq.w	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	212c      	movs	r1, #44	; 0x2c
 8002a94:	fb01 f303 	mul.w	r3, r1, r3
 8002a98:	4413      	add	r3, r2
 8002a9a:	334c      	adds	r3, #76	; 0x4c
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	202c      	movs	r0, #44	; 0x2c
 8002aa4:	fb00 f202 	mul.w	r2, r0, r2
 8002aa8:	440a      	add	r2, r1
 8002aaa:	3240      	adds	r2, #64	; 0x40
 8002aac:	8812      	ldrh	r2, [r2, #0]
 8002aae:	4413      	add	r3, r2
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	202c      	movs	r0, #44	; 0x2c
 8002ab8:	fb00 f202 	mul.w	r2, r0, r2
 8002abc:	440a      	add	r2, r1
 8002abe:	3240      	adds	r2, #64	; 0x40
 8002ac0:	8812      	ldrh	r2, [r2, #0]
 8002ac2:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 80ca 	beq.w	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	212c      	movs	r1, #44	; 0x2c
 8002ada:	fb01 f303 	mul.w	r3, r1, r3
 8002ade:	4413      	add	r3, r2
 8002ae0:	3355      	adds	r3, #85	; 0x55
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	f083 0301 	eor.w	r3, r3, #1
 8002ae8:	b2d8      	uxtb	r0, r3
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	3355      	adds	r3, #85	; 0x55
 8002af8:	4602      	mov	r2, r0
 8002afa:	701a      	strb	r2, [r3, #0]
 8002afc:	e0b4      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	212c      	movs	r1, #44	; 0x2c
 8002b04:	fb01 f303 	mul.w	r3, r1, r3
 8002b08:	4413      	add	r3, r2
 8002b0a:	3355      	adds	r3, #85	; 0x55
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	f083 0301 	eor.w	r3, r3, #1
 8002b12:	b2d8      	uxtb	r0, r3
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	212c      	movs	r1, #44	; 0x2c
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	4413      	add	r3, r2
 8002b20:	3355      	adds	r3, #85	; 0x55
 8002b22:	4602      	mov	r2, r0
 8002b24:	701a      	strb	r2, [r3, #0]
 8002b26:	e09f      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	212c      	movs	r1, #44	; 0x2c
 8002b2e:	fb01 f303 	mul.w	r3, r1, r3
 8002b32:	4413      	add	r3, r2
 8002b34:	3361      	adds	r3, #97	; 0x61
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2b03      	cmp	r3, #3
 8002b3a:	d109      	bne.n	8002b50 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	212c      	movs	r1, #44	; 0x2c
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	4413      	add	r3, r2
 8002b48:	3360      	adds	r3, #96	; 0x60
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	701a      	strb	r2, [r3, #0]
 8002b4e:	e08b      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	212c      	movs	r1, #44	; 0x2c
 8002b56:	fb01 f303 	mul.w	r3, r1, r3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3361      	adds	r3, #97	; 0x61
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d109      	bne.n	8002b78 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	212c      	movs	r1, #44	; 0x2c
 8002b6a:	fb01 f303 	mul.w	r3, r1, r3
 8002b6e:	4413      	add	r3, r2
 8002b70:	3360      	adds	r3, #96	; 0x60
 8002b72:	2202      	movs	r2, #2
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	e077      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	212c      	movs	r1, #44	; 0x2c
 8002b7e:	fb01 f303 	mul.w	r3, r1, r3
 8002b82:	4413      	add	r3, r2
 8002b84:	3361      	adds	r3, #97	; 0x61
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b05      	cmp	r3, #5
 8002b8a:	d109      	bne.n	8002ba0 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	212c      	movs	r1, #44	; 0x2c
 8002b92:	fb01 f303 	mul.w	r3, r1, r3
 8002b96:	4413      	add	r3, r2
 8002b98:	3360      	adds	r3, #96	; 0x60
 8002b9a:	2205      	movs	r2, #5
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	e063      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	212c      	movs	r1, #44	; 0x2c
 8002ba6:	fb01 f303 	mul.w	r3, r1, r3
 8002baa:	4413      	add	r3, r2
 8002bac:	3361      	adds	r3, #97	; 0x61
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b06      	cmp	r3, #6
 8002bb2:	d009      	beq.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	212c      	movs	r1, #44	; 0x2c
 8002bba:	fb01 f303 	mul.w	r3, r1, r3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3361      	adds	r3, #97	; 0x61
 8002bc2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d14f      	bne.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	212c      	movs	r1, #44	; 0x2c
 8002bce:	fb01 f303 	mul.w	r3, r1, r3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	335c      	adds	r3, #92	; 0x5c
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	202c      	movs	r0, #44	; 0x2c
 8002be0:	fb00 f303 	mul.w	r3, r0, r3
 8002be4:	440b      	add	r3, r1
 8002be6:	335c      	adds	r3, #92	; 0x5c
 8002be8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	212c      	movs	r1, #44	; 0x2c
 8002bf0:	fb01 f303 	mul.w	r3, r1, r3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	335c      	adds	r3, #92	; 0x5c
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d912      	bls.n	8002c24 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	212c      	movs	r1, #44	; 0x2c
 8002c04:	fb01 f303 	mul.w	r3, r1, r3
 8002c08:	4413      	add	r3, r2
 8002c0a:	335c      	adds	r3, #92	; 0x5c
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	212c      	movs	r1, #44	; 0x2c
 8002c16:	fb01 f303 	mul.w	r3, r1, r3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	3360      	adds	r3, #96	; 0x60
 8002c1e:	2204      	movs	r2, #4
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	e021      	b.n	8002c68 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	212c      	movs	r1, #44	; 0x2c
 8002c2a:	fb01 f303 	mul.w	r3, r1, r3
 8002c2e:	4413      	add	r3, r2
 8002c30:	3360      	adds	r3, #96	; 0x60
 8002c32:	2202      	movs	r2, #2
 8002c34:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	015a      	lsls	r2, r3, #5
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c4c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c54:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	015a      	lsls	r2, r3, #5
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c62:	461a      	mov	r2, r3
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	015a      	lsls	r2, r3, #5
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c74:	461a      	mov	r2, r3
 8002c76:	2302      	movs	r3, #2
 8002c78:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	b2d9      	uxtb	r1, r3
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	202c      	movs	r0, #44	; 0x2c
 8002c84:	fb00 f303 	mul.w	r3, r0, r3
 8002c88:	4413      	add	r3, r2
 8002c8a:	3360      	adds	r3, #96	; 0x60
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f004 fc9f 	bl	80075d4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002c96:	bf00      	nop
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b08a      	sub	sp, #40	; 0x28
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	0c5b      	lsrs	r3, r3, #17
 8002cc4:	f003 030f 	and.w	r3, r3, #15
 8002cc8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	091b      	lsrs	r3, r3, #4
 8002cce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cd2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d004      	beq.n	8002ce4 <HCD_RXQLVL_IRQHandler+0x46>
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	f000 80a9 	beq.w	8002e34 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002ce2:	e0aa      	b.n	8002e3a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 80a6 	beq.w	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	212c      	movs	r1, #44	; 0x2c
 8002cf2:	fb01 f303 	mul.w	r3, r1, r3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3344      	adds	r3, #68	; 0x44
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 809b 	beq.w	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	212c      	movs	r1, #44	; 0x2c
 8002d08:	fb01 f303 	mul.w	r3, r1, r3
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3350      	adds	r3, #80	; 0x50
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	441a      	add	r2, r3
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	202c      	movs	r0, #44	; 0x2c
 8002d1c:	fb00 f303 	mul.w	r3, r0, r3
 8002d20:	440b      	add	r3, r1
 8002d22:	334c      	adds	r3, #76	; 0x4c
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d87a      	bhi.n	8002e20 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	212c      	movs	r1, #44	; 0x2c
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	3344      	adds	r3, #68	; 0x44
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	b292      	uxth	r2, r2
 8002d42:	4619      	mov	r1, r3
 8002d44:	f001 fe27 	bl	8004996 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	212c      	movs	r1, #44	; 0x2c
 8002d4e:	fb01 f303 	mul.w	r3, r1, r3
 8002d52:	4413      	add	r3, r2
 8002d54:	3344      	adds	r3, #68	; 0x44
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	441a      	add	r2, r3
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	202c      	movs	r0, #44	; 0x2c
 8002d62:	fb00 f303 	mul.w	r3, r0, r3
 8002d66:	440b      	add	r3, r1
 8002d68:	3344      	adds	r3, #68	; 0x44
 8002d6a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	212c      	movs	r1, #44	; 0x2c
 8002d72:	fb01 f303 	mul.w	r3, r1, r3
 8002d76:	4413      	add	r3, r2
 8002d78:	3350      	adds	r3, #80	; 0x50
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	441a      	add	r2, r3
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	202c      	movs	r0, #44	; 0x2c
 8002d86:	fb00 f303 	mul.w	r3, r0, r3
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3350      	adds	r3, #80	; 0x50
 8002d8e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	0cdb      	lsrs	r3, r3, #19
 8002da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002da4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	212c      	movs	r1, #44	; 0x2c
 8002dac:	fb01 f303 	mul.w	r3, r1, r3
 8002db0:	4413      	add	r3, r2
 8002db2:	3340      	adds	r3, #64	; 0x40
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	461a      	mov	r2, r3
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d13c      	bne.n	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d039      	beq.n	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002dda:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002de2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	015a      	lsls	r2, r3, #5
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	4413      	add	r3, r2
 8002dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df0:	461a      	mov	r2, r3
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	212c      	movs	r1, #44	; 0x2c
 8002dfc:	fb01 f303 	mul.w	r3, r1, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	3354      	adds	r3, #84	; 0x54
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	f083 0301 	eor.w	r3, r3, #1
 8002e0a:	b2d8      	uxtb	r0, r3
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	212c      	movs	r1, #44	; 0x2c
 8002e12:	fb01 f303 	mul.w	r3, r1, r3
 8002e16:	4413      	add	r3, r2
 8002e18:	3354      	adds	r3, #84	; 0x54
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	701a      	strb	r2, [r3, #0]
      break;
 8002e1e:	e00b      	b.n	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	212c      	movs	r1, #44	; 0x2c
 8002e26:	fb01 f303 	mul.w	r3, r1, r3
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3360      	adds	r3, #96	; 0x60
 8002e2e:	2204      	movs	r2, #4
 8002e30:	701a      	strb	r2, [r3, #0]
      break;
 8002e32:	e001      	b.n	8002e38 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002e34:	bf00      	nop
 8002e36:	e000      	b.n	8002e3a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002e38:	bf00      	nop
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3728      	adds	r7, #40	; 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b086      	sub	sp, #24
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002e6e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d10b      	bne.n	8002e92 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d102      	bne.n	8002e8a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f004 fb89 	bl	800759c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f043 0302 	orr.w	r3, r3, #2
 8002e90:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0308 	and.w	r3, r3, #8
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d132      	bne.n	8002f02 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f043 0308 	orr.w	r3, r3, #8
 8002ea2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	d126      	bne.n	8002efc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d113      	bne.n	8002ede <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002ebc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ec0:	d106      	bne.n	8002ed0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f001 fe9f 	bl	8004c0c <USB_InitFSLSPClkSel>
 8002ece:	e011      	b.n	8002ef4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f001 fe98 	bl	8004c0c <USB_InitFSLSPClkSel>
 8002edc:	e00a      	b.n	8002ef4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d106      	bne.n	8002ef4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002eec:	461a      	mov	r2, r3
 8002eee:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002ef2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f004 fb7b 	bl	80075f0 <HAL_HCD_PortEnabled_Callback>
 8002efa:	e002      	b.n	8002f02 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f004 fb85 	bl	800760c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 0320 	and.w	r3, r3, #32
 8002f08:	2b20      	cmp	r3, #32
 8002f0a:	d103      	bne.n	8002f14 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f043 0320 	orr.w	r3, r3, #32
 8002f12:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	6013      	str	r3, [r2, #0]
}
 8002f20:	bf00      	nop
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e12b      	b.n	8003192 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d106      	bne.n	8002f54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7fd fd5a 	bl	8000a08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2224      	movs	r2, #36	; 0x24
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0201 	bic.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f8c:	f001 f9fc 	bl	8004388 <HAL_RCC_GetPCLK1Freq>
 8002f90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4a81      	ldr	r2, [pc, #516]	; (800319c <HAL_I2C_Init+0x274>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d807      	bhi.n	8002fac <HAL_I2C_Init+0x84>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4a80      	ldr	r2, [pc, #512]	; (80031a0 <HAL_I2C_Init+0x278>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	bf94      	ite	ls
 8002fa4:	2301      	movls	r3, #1
 8002fa6:	2300      	movhi	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	e006      	b.n	8002fba <HAL_I2C_Init+0x92>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4a7d      	ldr	r2, [pc, #500]	; (80031a4 <HAL_I2C_Init+0x27c>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	bf94      	ite	ls
 8002fb4:	2301      	movls	r3, #1
 8002fb6:	2300      	movhi	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e0e7      	b.n	8003192 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4a78      	ldr	r2, [pc, #480]	; (80031a8 <HAL_I2C_Init+0x280>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0c9b      	lsrs	r3, r3, #18
 8002fcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a6a      	ldr	r2, [pc, #424]	; (800319c <HAL_I2C_Init+0x274>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d802      	bhi.n	8002ffc <HAL_I2C_Init+0xd4>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	e009      	b.n	8003010 <HAL_I2C_Init+0xe8>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003002:	fb02 f303 	mul.w	r3, r2, r3
 8003006:	4a69      	ldr	r2, [pc, #420]	; (80031ac <HAL_I2C_Init+0x284>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	099b      	lsrs	r3, r3, #6
 800300e:	3301      	adds	r3, #1
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	430b      	orrs	r3, r1
 8003016:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003022:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	495c      	ldr	r1, [pc, #368]	; (800319c <HAL_I2C_Init+0x274>)
 800302c:	428b      	cmp	r3, r1
 800302e:	d819      	bhi.n	8003064 <HAL_I2C_Init+0x13c>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1e59      	subs	r1, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fbb1 f3f3 	udiv	r3, r1, r3
 800303e:	1c59      	adds	r1, r3, #1
 8003040:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003044:	400b      	ands	r3, r1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <HAL_I2C_Init+0x138>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e59      	subs	r1, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fbb1 f3f3 	udiv	r3, r1, r3
 8003058:	3301      	adds	r3, #1
 800305a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800305e:	e051      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 8003060:	2304      	movs	r3, #4
 8003062:	e04f      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d111      	bne.n	8003090 <HAL_I2C_Init+0x168>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1e58      	subs	r0, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6859      	ldr	r1, [r3, #4]
 8003074:	460b      	mov	r3, r1
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	440b      	add	r3, r1
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	3301      	adds	r3, #1
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	2b00      	cmp	r3, #0
 8003086:	bf0c      	ite	eq
 8003088:	2301      	moveq	r3, #1
 800308a:	2300      	movne	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	e012      	b.n	80030b6 <HAL_I2C_Init+0x18e>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1e58      	subs	r0, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	0099      	lsls	r1, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2C_Init+0x196>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e022      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10e      	bne.n	80030e4 <HAL_I2C_Init+0x1bc>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1e58      	subs	r0, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6859      	ldr	r1, [r3, #4]
 80030ce:	460b      	mov	r3, r1
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	440b      	add	r3, r1
 80030d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80030d8:	3301      	adds	r3, #1
 80030da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030e2:	e00f      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1e58      	subs	r0, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6859      	ldr	r1, [r3, #4]
 80030ec:	460b      	mov	r3, r1
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	0099      	lsls	r1, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	6809      	ldr	r1, [r1, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69da      	ldr	r2, [r3, #28]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003132:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6911      	ldr	r1, [r2, #16]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	68d2      	ldr	r2, [r2, #12]
 800313e:	4311      	orrs	r1, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	430b      	orrs	r3, r1
 8003146:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f042 0201 	orr.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	000186a0 	.word	0x000186a0
 80031a0:	001e847f 	.word	0x001e847f
 80031a4:	003d08ff 	.word	0x003d08ff
 80031a8:	431bde83 	.word	0x431bde83
 80031ac:	10624dd3 	.word	0x10624dd3

080031b0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e128      	b.n	8003414 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d109      	bne.n	80031e2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a90      	ldr	r2, [pc, #576]	; (800341c <HAL_I2S_Init+0x26c>)
 80031da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7fd fc5b 	bl	8000a98 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031f8:	f023 030f 	bic.w	r3, r3, #15
 80031fc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2202      	movs	r2, #2
 8003204:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d060      	beq.n	80032d0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003216:	2310      	movs	r3, #16
 8003218:	617b      	str	r3, [r7, #20]
 800321a:	e001      	b.n	8003220 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800321c:	2320      	movs	r3, #32
 800321e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b20      	cmp	r3, #32
 8003226:	d802      	bhi.n	800322e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800322e:	2001      	movs	r0, #1
 8003230:	f001 f9a0 	bl	8004574 <HAL_RCCEx_GetPeriphCLKFreq>
 8003234:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800323e:	d125      	bne.n	800328c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d010      	beq.n	800326a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	461a      	mov	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	3305      	adds	r3, #5
 8003266:	613b      	str	r3, [r7, #16]
 8003268:	e01f      	b.n	80032aa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	fbb2 f2f3 	udiv	r2, r2, r3
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	461a      	mov	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	fbb2 f3f3 	udiv	r3, r2, r3
 8003286:	3305      	adds	r3, #5
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	e00e      	b.n	80032aa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	fbb2 f2f3 	udiv	r2, r2, r3
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	461a      	mov	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	3305      	adds	r3, #5
 80032a8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	4a5c      	ldr	r2, [pc, #368]	; (8003420 <HAL_I2S_Init+0x270>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	08db      	lsrs	r3, r3, #3
 80032b4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	085b      	lsrs	r3, r3, #1
 80032c6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	e003      	b.n	80032d8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80032d0:	2302      	movs	r3, #2
 80032d2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d902      	bls.n	80032e4 <HAL_I2S_Init+0x134>
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	2bff      	cmp	r3, #255	; 0xff
 80032e2:	d907      	bls.n	80032f4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e8:	f043 0210 	orr.w	r2, r3, #16
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e08f      	b.n	8003414 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	ea42 0103 	orr.w	r1, r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69fa      	ldr	r2, [r7, #28]
 8003304:	430a      	orrs	r2, r1
 8003306:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003312:	f023 030f 	bic.w	r3, r3, #15
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6851      	ldr	r1, [r2, #4]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	6892      	ldr	r2, [r2, #8]
 800331e:	4311      	orrs	r1, r2
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	68d2      	ldr	r2, [r2, #12]
 8003324:	4311      	orrs	r1, r2
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6992      	ldr	r2, [r2, #24]
 800332a:	430a      	orrs	r2, r1
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003336:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d161      	bne.n	8003404 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a38      	ldr	r2, [pc, #224]	; (8003424 <HAL_I2S_Init+0x274>)
 8003344:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a37      	ldr	r2, [pc, #220]	; (8003428 <HAL_I2S_Init+0x278>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d101      	bne.n	8003354 <HAL_I2S_Init+0x1a4>
 8003350:	4b36      	ldr	r3, [pc, #216]	; (800342c <HAL_I2S_Init+0x27c>)
 8003352:	e001      	b.n	8003358 <HAL_I2S_Init+0x1a8>
 8003354:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6812      	ldr	r2, [r2, #0]
 800335e:	4932      	ldr	r1, [pc, #200]	; (8003428 <HAL_I2S_Init+0x278>)
 8003360:	428a      	cmp	r2, r1
 8003362:	d101      	bne.n	8003368 <HAL_I2S_Init+0x1b8>
 8003364:	4a31      	ldr	r2, [pc, #196]	; (800342c <HAL_I2S_Init+0x27c>)
 8003366:	e001      	b.n	800336c <HAL_I2S_Init+0x1bc>
 8003368:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800336c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003370:	f023 030f 	bic.w	r3, r3, #15
 8003374:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a2b      	ldr	r2, [pc, #172]	; (8003428 <HAL_I2S_Init+0x278>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d101      	bne.n	8003384 <HAL_I2S_Init+0x1d4>
 8003380:	4b2a      	ldr	r3, [pc, #168]	; (800342c <HAL_I2S_Init+0x27c>)
 8003382:	e001      	b.n	8003388 <HAL_I2S_Init+0x1d8>
 8003384:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003388:	2202      	movs	r2, #2
 800338a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a25      	ldr	r2, [pc, #148]	; (8003428 <HAL_I2S_Init+0x278>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d101      	bne.n	800339a <HAL_I2S_Init+0x1ea>
 8003396:	4b25      	ldr	r3, [pc, #148]	; (800342c <HAL_I2S_Init+0x27c>)
 8003398:	e001      	b.n	800339e <HAL_I2S_Init+0x1ee>
 800339a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033aa:	d003      	beq.n	80033b4 <HAL_I2S_Init+0x204>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d103      	bne.n	80033bc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80033b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	e001      	b.n	80033c0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80033bc:	2300      	movs	r3, #0
 80033be:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033ca:	4313      	orrs	r3, r2
 80033cc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033d4:	4313      	orrs	r3, r2
 80033d6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033de:	4313      	orrs	r3, r2
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	897b      	ldrh	r3, [r7, #10]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033ec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a0d      	ldr	r2, [pc, #52]	; (8003428 <HAL_I2S_Init+0x278>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d101      	bne.n	80033fc <HAL_I2S_Init+0x24c>
 80033f8:	4b0c      	ldr	r3, [pc, #48]	; (800342c <HAL_I2S_Init+0x27c>)
 80033fa:	e001      	b.n	8003400 <HAL_I2S_Init+0x250>
 80033fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003400:	897a      	ldrh	r2, [r7, #10]
 8003402:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3720      	adds	r7, #32
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	08003527 	.word	0x08003527
 8003420:	cccccccd 	.word	0xcccccccd
 8003424:	0800363d 	.word	0x0800363d
 8003428:	40003800 	.word	0x40003800
 800342c:	40003400 	.word	0x40003400

08003430 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	881a      	ldrh	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	1c9a      	adds	r2, r3, #2
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348e:	b29b      	uxth	r3, r3
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349c:	b29b      	uxth	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10e      	bne.n	80034c0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034b0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7ff ffb8 	bl	8003430 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034c0:	bf00      	nop
 80034c2:	3708      	adds	r7, #8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034da:	b292      	uxth	r2, r2
 80034dc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e2:	1c9a      	adds	r2, r3, #2
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10e      	bne.n	800351e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800350e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ff93 	bl	8003444 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b04      	cmp	r3, #4
 8003540:	d13a      	bne.n	80035b8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b01      	cmp	r3, #1
 800354a:	d109      	bne.n	8003560 <I2S_IRQHandler+0x3a>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003556:	2b40      	cmp	r3, #64	; 0x40
 8003558:	d102      	bne.n	8003560 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7ff ffb4 	bl	80034c8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003566:	2b40      	cmp	r3, #64	; 0x40
 8003568:	d126      	bne.n	80035b8 <I2S_IRQHandler+0x92>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0320 	and.w	r3, r3, #32
 8003574:	2b20      	cmp	r3, #32
 8003576:	d11f      	bne.n	80035b8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003586:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003588:	2300      	movs	r3, #0
 800358a:	613b      	str	r3, [r7, #16]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f043 0202 	orr.w	r2, r3, #2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff ff50 	bl	8003458 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d136      	bne.n	8003632 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d109      	bne.n	80035e2 <I2S_IRQHandler+0xbc>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d8:	2b80      	cmp	r3, #128	; 0x80
 80035da:	d102      	bne.n	80035e2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff45 	bl	800346c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d122      	bne.n	8003632 <I2S_IRQHandler+0x10c>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f003 0320 	and.w	r3, r3, #32
 80035f6:	2b20      	cmp	r3, #32
 80035f8:	d11b      	bne.n	8003632 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003608:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003624:	f043 0204 	orr.w	r2, r3, #4
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff13 	bl	8003458 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003632:	bf00      	nop
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b088      	sub	sp, #32
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4aa2      	ldr	r2, [pc, #648]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d101      	bne.n	800365a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003656:	4ba2      	ldr	r3, [pc, #648]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003658:	e001      	b.n	800365e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800365a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a9b      	ldr	r2, [pc, #620]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003674:	4b9a      	ldr	r3, [pc, #616]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003676:	e001      	b.n	800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003678:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003688:	d004      	beq.n	8003694 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	f040 8099 	bne.w	80037c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b02      	cmp	r3, #2
 800369c:	d107      	bne.n	80036ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f925 	bl	80038f8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d107      	bne.n	80036c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d002      	beq.n	80036c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f9c8 	bl	8003a58 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ce:	2b40      	cmp	r3, #64	; 0x40
 80036d0:	d13a      	bne.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	f003 0320 	and.w	r3, r3, #32
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d035      	beq.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a7e      	ldr	r2, [pc, #504]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d101      	bne.n	80036ea <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80036e6:	4b7e      	ldr	r3, [pc, #504]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036e8:	e001      	b.n	80036ee <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80036ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4979      	ldr	r1, [pc, #484]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036f6:	428b      	cmp	r3, r1
 80036f8:	d101      	bne.n	80036fe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80036fa:	4b79      	ldr	r3, [pc, #484]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036fc:	e001      	b.n	8003702 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80036fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003702:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003706:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003716:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003718:	2300      	movs	r3, #0
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	f043 0202 	orr.w	r2, r3, #2
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff fe88 	bl	8003458 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	f003 0308 	and.w	r3, r3, #8
 800374e:	2b08      	cmp	r3, #8
 8003750:	f040 80be 	bne.w	80038d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 80b8 	beq.w	80038d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800376e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a59      	ldr	r2, [pc, #356]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d101      	bne.n	800377e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800377a:	4b59      	ldr	r3, [pc, #356]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800377c:	e001      	b.n	8003782 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800377e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4954      	ldr	r1, [pc, #336]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800378a:	428b      	cmp	r3, r1
 800378c:	d101      	bne.n	8003792 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800378e:	4b54      	ldr	r3, [pc, #336]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003790:	e001      	b.n	8003796 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003792:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003796:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800379a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800379c:	2300      	movs	r3, #0
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	f043 0204 	orr.w	r2, r3, #4
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7ff fe4a 	bl	8003458 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037c4:	e084      	b.n	80038d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d107      	bne.n	80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f8be 	bl	800395c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d107      	bne.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f8fd 	bl	80039f4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	d12f      	bne.n	8003864 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	2b00      	cmp	r3, #0
 800380c:	d02a      	beq.n	8003864 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800381c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a2e      	ldr	r2, [pc, #184]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d101      	bne.n	800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003828:	4b2d      	ldr	r3, [pc, #180]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800382a:	e001      	b.n	8003830 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800382c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4929      	ldr	r1, [pc, #164]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003838:	428b      	cmp	r3, r1
 800383a:	d101      	bne.n	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800383c:	4b28      	ldr	r3, [pc, #160]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800383e:	e001      	b.n	8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003840:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003844:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003848:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003856:	f043 0202 	orr.w	r2, r3, #2
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff fdfa 	bl	8003458 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b08      	cmp	r3, #8
 800386c:	d131      	bne.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f003 0320 	and.w	r3, r3, #32
 8003874:	2b00      	cmp	r3, #0
 8003876:	d02c      	beq.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a17      	ldr	r2, [pc, #92]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d101      	bne.n	8003886 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003882:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003884:	e001      	b.n	800388a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003886:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4912      	ldr	r1, [pc, #72]	; (80038dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003892:	428b      	cmp	r3, r1
 8003894:	d101      	bne.n	800389a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003896:	4b12      	ldr	r3, [pc, #72]	; (80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003898:	e001      	b.n	800389e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800389a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800389e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038b2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	f043 0204 	orr.w	r2, r3, #4
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7ff fdc5 	bl	8003458 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ce:	e000      	b.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80038d0:	bf00      	nop
}
 80038d2:	bf00      	nop
 80038d4:	3720      	adds	r7, #32
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	40003800 	.word	0x40003800
 80038e0:	40003400 	.word	0x40003400

080038e4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	1c99      	adds	r1, r3, #2
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	6251      	str	r1, [r2, #36]	; 0x24
 800390a:	881a      	ldrh	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d113      	bne.n	8003952 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003938:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d106      	bne.n	8003952 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff ffc9 	bl	80038e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
	...

0800395c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	1c99      	adds	r1, r3, #2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6251      	str	r1, [r2, #36]	; 0x24
 800396e:	8819      	ldrh	r1, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a1d      	ldr	r2, [pc, #116]	; (80039ec <I2SEx_TxISR_I2SExt+0x90>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <I2SEx_TxISR_I2SExt+0x22>
 800397a:	4b1d      	ldr	r3, [pc, #116]	; (80039f0 <I2SEx_TxISR_I2SExt+0x94>)
 800397c:	e001      	b.n	8003982 <I2SEx_TxISR_I2SExt+0x26>
 800397e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003982:	460a      	mov	r2, r1
 8003984:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398a:	b29b      	uxth	r3, r3
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d121      	bne.n	80039e2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a12      	ldr	r2, [pc, #72]	; (80039ec <I2SEx_TxISR_I2SExt+0x90>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d101      	bne.n	80039ac <I2SEx_TxISR_I2SExt+0x50>
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <I2SEx_TxISR_I2SExt+0x94>)
 80039aa:	e001      	b.n	80039b0 <I2SEx_TxISR_I2SExt+0x54>
 80039ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	490d      	ldr	r1, [pc, #52]	; (80039ec <I2SEx_TxISR_I2SExt+0x90>)
 80039b8:	428b      	cmp	r3, r1
 80039ba:	d101      	bne.n	80039c0 <I2SEx_TxISR_I2SExt+0x64>
 80039bc:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <I2SEx_TxISR_I2SExt+0x94>)
 80039be:	e001      	b.n	80039c4 <I2SEx_TxISR_I2SExt+0x68>
 80039c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d106      	bne.n	80039e2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ff81 	bl	80038e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039e2:	bf00      	nop
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40003800 	.word	0x40003800
 80039f0:	40003400 	.word	0x40003400

080039f4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68d8      	ldr	r0, [r3, #12]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a06:	1c99      	adds	r1, r3, #2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003a0c:	b282      	uxth	r2, r0
 8003a0e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d113      	bne.n	8003a50 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a36:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d106      	bne.n	8003a50 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff ff4a 	bl	80038e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a50:	bf00      	nop
 8003a52:	3708      	adds	r7, #8
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a20      	ldr	r2, [pc, #128]	; (8003ae8 <I2SEx_RxISR_I2SExt+0x90>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d101      	bne.n	8003a6e <I2SEx_RxISR_I2SExt+0x16>
 8003a6a:	4b20      	ldr	r3, [pc, #128]	; (8003aec <I2SEx_RxISR_I2SExt+0x94>)
 8003a6c:	e001      	b.n	8003a72 <I2SEx_RxISR_I2SExt+0x1a>
 8003a6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a72:	68d8      	ldr	r0, [r3, #12]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a78:	1c99      	adds	r1, r3, #2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003a7e:	b282      	uxth	r2, r0
 8003a80:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d121      	bne.n	8003ade <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a12      	ldr	r2, [pc, #72]	; (8003ae8 <I2SEx_RxISR_I2SExt+0x90>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <I2SEx_RxISR_I2SExt+0x50>
 8003aa4:	4b11      	ldr	r3, [pc, #68]	; (8003aec <I2SEx_RxISR_I2SExt+0x94>)
 8003aa6:	e001      	b.n	8003aac <I2SEx_RxISR_I2SExt+0x54>
 8003aa8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	490d      	ldr	r1, [pc, #52]	; (8003ae8 <I2SEx_RxISR_I2SExt+0x90>)
 8003ab4:	428b      	cmp	r3, r1
 8003ab6:	d101      	bne.n	8003abc <I2SEx_RxISR_I2SExt+0x64>
 8003ab8:	4b0c      	ldr	r3, [pc, #48]	; (8003aec <I2SEx_RxISR_I2SExt+0x94>)
 8003aba:	e001      	b.n	8003ac0 <I2SEx_RxISR_I2SExt+0x68>
 8003abc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ac0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ac4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f7ff ff03 	bl	80038e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ade:	bf00      	nop
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40003800 	.word	0x40003800
 8003aec:	40003400 	.word	0x40003400

08003af0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e264      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d075      	beq.n	8003bfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b0e:	4ba3      	ldr	r3, [pc, #652]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d00c      	beq.n	8003b34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b1a:	4ba0      	ldr	r3, [pc, #640]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d112      	bne.n	8003b4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b26:	4b9d      	ldr	r3, [pc, #628]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b32:	d10b      	bne.n	8003b4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b34:	4b99      	ldr	r3, [pc, #612]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d05b      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x108>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d157      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e23f      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b54:	d106      	bne.n	8003b64 <HAL_RCC_OscConfig+0x74>
 8003b56:	4b91      	ldr	r3, [pc, #580]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a90      	ldr	r2, [pc, #576]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	e01d      	b.n	8003ba0 <HAL_RCC_OscConfig+0xb0>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x98>
 8003b6e:	4b8b      	ldr	r3, [pc, #556]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a8a      	ldr	r2, [pc, #552]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4b88      	ldr	r3, [pc, #544]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a87      	ldr	r2, [pc, #540]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e00b      	b.n	8003ba0 <HAL_RCC_OscConfig+0xb0>
 8003b88:	4b84      	ldr	r3, [pc, #528]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a83      	ldr	r2, [pc, #524]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b92:	6013      	str	r3, [r2, #0]
 8003b94:	4b81      	ldr	r3, [pc, #516]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a80      	ldr	r2, [pc, #512]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003b9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d013      	beq.n	8003bd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba8:	f7fd f94a 	bl	8000e40 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bb0:	f7fd f946 	bl	8000e40 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b64      	cmp	r3, #100	; 0x64
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e204      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	4b76      	ldr	r3, [pc, #472]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0f0      	beq.n	8003bb0 <HAL_RCC_OscConfig+0xc0>
 8003bce:	e014      	b.n	8003bfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd0:	f7fd f936 	bl	8000e40 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bd8:	f7fd f932 	bl	8000e40 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b64      	cmp	r3, #100	; 0x64
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e1f0      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	4b6c      	ldr	r3, [pc, #432]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0xe8>
 8003bf6:	e000      	b.n	8003bfa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d063      	beq.n	8003cce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c06:	4b65      	ldr	r3, [pc, #404]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 030c 	and.w	r3, r3, #12
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00b      	beq.n	8003c2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c12:	4b62      	ldr	r3, [pc, #392]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d11c      	bne.n	8003c58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c1e:	4b5f      	ldr	r3, [pc, #380]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d116      	bne.n	8003c58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c2a:	4b5c      	ldr	r3, [pc, #368]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_RCC_OscConfig+0x152>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d001      	beq.n	8003c42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e1c4      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c42:	4b56      	ldr	r3, [pc, #344]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4952      	ldr	r1, [pc, #328]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c56:	e03a      	b.n	8003cce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d020      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c60:	4b4f      	ldr	r3, [pc, #316]	; (8003da0 <HAL_RCC_OscConfig+0x2b0>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7fd f8eb 	bl	8000e40 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c6e:	f7fd f8e7 	bl	8000e40 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e1a5      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c80:	4b46      	ldr	r3, [pc, #280]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c8c:	4b43      	ldr	r3, [pc, #268]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	4940      	ldr	r1, [pc, #256]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	600b      	str	r3, [r1, #0]
 8003ca0:	e015      	b.n	8003cce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ca2:	4b3f      	ldr	r3, [pc, #252]	; (8003da0 <HAL_RCC_OscConfig+0x2b0>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fd f8ca 	bl	8000e40 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cb0:	f7fd f8c6 	bl	8000e40 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e184      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc2:	4b36      	ldr	r3, [pc, #216]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1f0      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d030      	beq.n	8003d3c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d016      	beq.n	8003d10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ce2:	4b30      	ldr	r3, [pc, #192]	; (8003da4 <HAL_RCC_OscConfig+0x2b4>)
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce8:	f7fd f8aa 	bl	8000e40 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf0:	f7fd f8a6 	bl	8000e40 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e164      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d02:	4b26      	ldr	r3, [pc, #152]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x200>
 8003d0e:	e015      	b.n	8003d3c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d10:	4b24      	ldr	r3, [pc, #144]	; (8003da4 <HAL_RCC_OscConfig+0x2b4>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d16:	f7fd f893 	bl	8000e40 <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d1c:	e008      	b.n	8003d30 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d1e:	f7fd f88f 	bl	8000e40 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e14d      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d30:	4b1a      	ldr	r3, [pc, #104]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1f0      	bne.n	8003d1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 80a0 	beq.w	8003e8a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d4e:	4b13      	ldr	r3, [pc, #76]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10f      	bne.n	8003d7a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	4b0f      	ldr	r3, [pc, #60]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	4a0e      	ldr	r2, [pc, #56]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d68:	6413      	str	r3, [r2, #64]	; 0x40
 8003d6a:	4b0c      	ldr	r3, [pc, #48]	; (8003d9c <HAL_RCC_OscConfig+0x2ac>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d76:	2301      	movs	r3, #1
 8003d78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7a:	4b0b      	ldr	r3, [pc, #44]	; (8003da8 <HAL_RCC_OscConfig+0x2b8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d121      	bne.n	8003dca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d86:	4b08      	ldr	r3, [pc, #32]	; (8003da8 <HAL_RCC_OscConfig+0x2b8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a07      	ldr	r2, [pc, #28]	; (8003da8 <HAL_RCC_OscConfig+0x2b8>)
 8003d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d92:	f7fd f855 	bl	8000e40 <HAL_GetTick>
 8003d96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d98:	e011      	b.n	8003dbe <HAL_RCC_OscConfig+0x2ce>
 8003d9a:	bf00      	nop
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	42470000 	.word	0x42470000
 8003da4:	42470e80 	.word	0x42470e80
 8003da8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dac:	f7fd f848 	bl	8000e40 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e106      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dbe:	4b85      	ldr	r3, [pc, #532]	; (8003fd4 <HAL_RCC_OscConfig+0x4e4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d106      	bne.n	8003de0 <HAL_RCC_OscConfig+0x2f0>
 8003dd2:	4b81      	ldr	r3, [pc, #516]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd6:	4a80      	ldr	r2, [pc, #512]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8003dde:	e01c      	b.n	8003e1a <HAL_RCC_OscConfig+0x32a>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b05      	cmp	r3, #5
 8003de6:	d10c      	bne.n	8003e02 <HAL_RCC_OscConfig+0x312>
 8003de8:	4b7b      	ldr	r3, [pc, #492]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dec:	4a7a      	ldr	r2, [pc, #488]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003dee:	f043 0304 	orr.w	r3, r3, #4
 8003df2:	6713      	str	r3, [r2, #112]	; 0x70
 8003df4:	4b78      	ldr	r3, [pc, #480]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df8:	4a77      	ldr	r2, [pc, #476]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	6713      	str	r3, [r2, #112]	; 0x70
 8003e00:	e00b      	b.n	8003e1a <HAL_RCC_OscConfig+0x32a>
 8003e02:	4b75      	ldr	r3, [pc, #468]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e06:	4a74      	ldr	r2, [pc, #464]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e08:	f023 0301 	bic.w	r3, r3, #1
 8003e0c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e0e:	4b72      	ldr	r3, [pc, #456]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e12:	4a71      	ldr	r2, [pc, #452]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e14:	f023 0304 	bic.w	r3, r3, #4
 8003e18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d015      	beq.n	8003e4e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e22:	f7fd f80d 	bl	8000e40 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e28:	e00a      	b.n	8003e40 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e2a:	f7fd f809 	bl	8000e40 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e0c5      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e40:	4b65      	ldr	r3, [pc, #404]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0ee      	beq.n	8003e2a <HAL_RCC_OscConfig+0x33a>
 8003e4c:	e014      	b.n	8003e78 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e4e:	f7fc fff7 	bl	8000e40 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fc fff3 	bl	8000e40 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e0af      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e6c:	4b5a      	ldr	r3, [pc, #360]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1ee      	bne.n	8003e56 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e78:	7dfb      	ldrb	r3, [r7, #23]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d105      	bne.n	8003e8a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e7e:	4b56      	ldr	r3, [pc, #344]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	4a55      	ldr	r2, [pc, #340]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 809b 	beq.w	8003fca <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e94:	4b50      	ldr	r3, [pc, #320]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 030c 	and.w	r3, r3, #12
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d05c      	beq.n	8003f5a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d141      	bne.n	8003f2c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea8:	4b4c      	ldr	r3, [pc, #304]	; (8003fdc <HAL_RCC_OscConfig+0x4ec>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eae:	f7fc ffc7 	bl	8000e40 <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb4:	e008      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb6:	f7fc ffc3 	bl	8000e40 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e081      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec8:	4b43      	ldr	r3, [pc, #268]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1f0      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69da      	ldr	r2, [r3, #28]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	019b      	lsls	r3, r3, #6
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eea:	085b      	lsrs	r3, r3, #1
 8003eec:	3b01      	subs	r3, #1
 8003eee:	041b      	lsls	r3, r3, #16
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef6:	061b      	lsls	r3, r3, #24
 8003ef8:	4937      	ldr	r1, [pc, #220]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003efe:	4b37      	ldr	r3, [pc, #220]	; (8003fdc <HAL_RCC_OscConfig+0x4ec>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7fc ff9c 	bl	8000e40 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f0c:	f7fc ff98 	bl	8000e40 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e056      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f1e:	4b2e      	ldr	r3, [pc, #184]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCC_OscConfig+0x41c>
 8003f2a:	e04e      	b.n	8003fca <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f2c:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <HAL_RCC_OscConfig+0x4ec>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f32:	f7fc ff85 	bl	8000e40 <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3a:	f7fc ff81 	bl	8000e40 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e03f      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4c:	4b22      	ldr	r3, [pc, #136]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1f0      	bne.n	8003f3a <HAL_RCC_OscConfig+0x44a>
 8003f58:	e037      	b.n	8003fca <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e032      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f66:	4b1c      	ldr	r3, [pc, #112]	; (8003fd8 <HAL_RCC_OscConfig+0x4e8>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d028      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d121      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d11a      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f96:	4013      	ands	r3, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f9c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d111      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fac:	085b      	lsrs	r3, r3, #1
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d001      	beq.n	8003fca <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e000      	b.n	8003fcc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40007000 	.word	0x40007000
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	42470060 	.word	0x42470060

08003fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0cc      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff4:	4b68      	ldr	r3, [pc, #416]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d90c      	bls.n	800401c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004002:	4b65      	ldr	r3, [pc, #404]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800400a:	4b63      	ldr	r3, [pc, #396]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	429a      	cmp	r2, r3
 8004016:	d001      	beq.n	800401c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e0b8      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d020      	beq.n	800406a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0304 	and.w	r3, r3, #4
 8004030:	2b00      	cmp	r3, #0
 8004032:	d005      	beq.n	8004040 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004034:	4b59      	ldr	r3, [pc, #356]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	4a58      	ldr	r2, [pc, #352]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800403e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0308 	and.w	r3, r3, #8
 8004048:	2b00      	cmp	r3, #0
 800404a:	d005      	beq.n	8004058 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800404c:	4b53      	ldr	r3, [pc, #332]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4a52      	ldr	r2, [pc, #328]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004056:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004058:	4b50      	ldr	r3, [pc, #320]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	494d      	ldr	r1, [pc, #308]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	4313      	orrs	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	2b00      	cmp	r3, #0
 8004074:	d044      	beq.n	8004100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d107      	bne.n	800408e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407e:	4b47      	ldr	r3, [pc, #284]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d119      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e07f      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b02      	cmp	r3, #2
 8004094:	d003      	beq.n	800409e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800409a:	2b03      	cmp	r3, #3
 800409c:	d107      	bne.n	80040ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409e:	4b3f      	ldr	r3, [pc, #252]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e06f      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ae:	4b3b      	ldr	r3, [pc, #236]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e067      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040be:	4b37      	ldr	r3, [pc, #220]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f023 0203 	bic.w	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	4934      	ldr	r1, [pc, #208]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040d0:	f7fc feb6 	bl	8000e40 <HAL_GetTick>
 80040d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d6:	e00a      	b.n	80040ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d8:	f7fc feb2 	bl	8000e40 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e04f      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ee:	4b2b      	ldr	r3, [pc, #172]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 020c 	and.w	r2, r3, #12
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d1eb      	bne.n	80040d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004100:	4b25      	ldr	r3, [pc, #148]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d20c      	bcs.n	8004128 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410e:	4b22      	ldr	r3, [pc, #136]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b20      	ldr	r3, [pc, #128]	; (8004198 <HAL_RCC_ClockConfig+0x1b8>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e032      	b.n	800418e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004134:	4b19      	ldr	r3, [pc, #100]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4916      	ldr	r1, [pc, #88]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0308 	and.w	r3, r3, #8
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004152:	4b12      	ldr	r3, [pc, #72]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	490e      	ldr	r1, [pc, #56]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004166:	f000 f821 	bl	80041ac <HAL_RCC_GetSysClockFreq>
 800416a:	4602      	mov	r2, r0
 800416c:	4b0b      	ldr	r3, [pc, #44]	; (800419c <HAL_RCC_ClockConfig+0x1bc>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	091b      	lsrs	r3, r3, #4
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	490a      	ldr	r1, [pc, #40]	; (80041a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004178:	5ccb      	ldrb	r3, [r1, r3]
 800417a:	fa22 f303 	lsr.w	r3, r2, r3
 800417e:	4a09      	ldr	r2, [pc, #36]	; (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004182:	4b09      	ldr	r3, [pc, #36]	; (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7fc fe16 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40023c00 	.word	0x40023c00
 800419c:	40023800 	.word	0x40023800
 80041a0:	08007c40 	.word	0x08007c40
 80041a4:	20000000 	.word	0x20000000
 80041a8:	20000004 	.word	0x20000004

080041ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	607b      	str	r3, [r7, #4]
 80041b8:	2300      	movs	r3, #0
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	2300      	movs	r3, #0
 80041be:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041c4:	4b67      	ldr	r3, [pc, #412]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 030c 	and.w	r3, r3, #12
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d00d      	beq.n	80041ec <HAL_RCC_GetSysClockFreq+0x40>
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	f200 80bd 	bhi.w	8004350 <HAL_RCC_GetSysClockFreq+0x1a4>
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x34>
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80041de:	e0b7      	b.n	8004350 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041e0:	4b61      	ldr	r3, [pc, #388]	; (8004368 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80041e2:	60bb      	str	r3, [r7, #8]
       break;
 80041e4:	e0b7      	b.n	8004356 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041e6:	4b61      	ldr	r3, [pc, #388]	; (800436c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80041e8:	60bb      	str	r3, [r7, #8]
      break;
 80041ea:	e0b4      	b.n	8004356 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041ec:	4b5d      	ldr	r3, [pc, #372]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041f6:	4b5b      	ldr	r3, [pc, #364]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d04d      	beq.n	800429e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004202:	4b58      	ldr	r3, [pc, #352]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	099b      	lsrs	r3, r3, #6
 8004208:	461a      	mov	r2, r3
 800420a:	f04f 0300 	mov.w	r3, #0
 800420e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004212:	f04f 0100 	mov.w	r1, #0
 8004216:	ea02 0800 	and.w	r8, r2, r0
 800421a:	ea03 0901 	and.w	r9, r3, r1
 800421e:	4640      	mov	r0, r8
 8004220:	4649      	mov	r1, r9
 8004222:	f04f 0200 	mov.w	r2, #0
 8004226:	f04f 0300 	mov.w	r3, #0
 800422a:	014b      	lsls	r3, r1, #5
 800422c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004230:	0142      	lsls	r2, r0, #5
 8004232:	4610      	mov	r0, r2
 8004234:	4619      	mov	r1, r3
 8004236:	ebb0 0008 	subs.w	r0, r0, r8
 800423a:	eb61 0109 	sbc.w	r1, r1, r9
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	018b      	lsls	r3, r1, #6
 8004248:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800424c:	0182      	lsls	r2, r0, #6
 800424e:	1a12      	subs	r2, r2, r0
 8004250:	eb63 0301 	sbc.w	r3, r3, r1
 8004254:	f04f 0000 	mov.w	r0, #0
 8004258:	f04f 0100 	mov.w	r1, #0
 800425c:	00d9      	lsls	r1, r3, #3
 800425e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004262:	00d0      	lsls	r0, r2, #3
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	eb12 0208 	adds.w	r2, r2, r8
 800426c:	eb43 0309 	adc.w	r3, r3, r9
 8004270:	f04f 0000 	mov.w	r0, #0
 8004274:	f04f 0100 	mov.w	r1, #0
 8004278:	0259      	lsls	r1, r3, #9
 800427a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800427e:	0250      	lsls	r0, r2, #9
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4610      	mov	r0, r2
 8004286:	4619      	mov	r1, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	461a      	mov	r2, r3
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	f7fb ff9a 	bl	80001c8 <__aeabi_uldivmod>
 8004294:	4602      	mov	r2, r0
 8004296:	460b      	mov	r3, r1
 8004298:	4613      	mov	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]
 800429c:	e04a      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800429e:	4b31      	ldr	r3, [pc, #196]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	099b      	lsrs	r3, r3, #6
 80042a4:	461a      	mov	r2, r3
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042ae:	f04f 0100 	mov.w	r1, #0
 80042b2:	ea02 0400 	and.w	r4, r2, r0
 80042b6:	ea03 0501 	and.w	r5, r3, r1
 80042ba:	4620      	mov	r0, r4
 80042bc:	4629      	mov	r1, r5
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	014b      	lsls	r3, r1, #5
 80042c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042cc:	0142      	lsls	r2, r0, #5
 80042ce:	4610      	mov	r0, r2
 80042d0:	4619      	mov	r1, r3
 80042d2:	1b00      	subs	r0, r0, r4
 80042d4:	eb61 0105 	sbc.w	r1, r1, r5
 80042d8:	f04f 0200 	mov.w	r2, #0
 80042dc:	f04f 0300 	mov.w	r3, #0
 80042e0:	018b      	lsls	r3, r1, #6
 80042e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042e6:	0182      	lsls	r2, r0, #6
 80042e8:	1a12      	subs	r2, r2, r0
 80042ea:	eb63 0301 	sbc.w	r3, r3, r1
 80042ee:	f04f 0000 	mov.w	r0, #0
 80042f2:	f04f 0100 	mov.w	r1, #0
 80042f6:	00d9      	lsls	r1, r3, #3
 80042f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042fc:	00d0      	lsls	r0, r2, #3
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	1912      	adds	r2, r2, r4
 8004304:	eb45 0303 	adc.w	r3, r5, r3
 8004308:	f04f 0000 	mov.w	r0, #0
 800430c:	f04f 0100 	mov.w	r1, #0
 8004310:	0299      	lsls	r1, r3, #10
 8004312:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004316:	0290      	lsls	r0, r2, #10
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	4610      	mov	r0, r2
 800431e:	4619      	mov	r1, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	461a      	mov	r2, r3
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	f7fb ff4e 	bl	80001c8 <__aeabi_uldivmod>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4613      	mov	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004334:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	0c1b      	lsrs	r3, r3, #16
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	3301      	adds	r3, #1
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	fbb2 f3f3 	udiv	r3, r2, r3
 800434c:	60bb      	str	r3, [r7, #8]
      break;
 800434e:	e002      	b.n	8004356 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004352:	60bb      	str	r3, [r7, #8]
      break;
 8004354:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004356:	68bb      	ldr	r3, [r7, #8]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004362:	bf00      	nop
 8004364:	40023800 	.word	0x40023800
 8004368:	00f42400 	.word	0x00f42400
 800436c:	007a1200 	.word	0x007a1200

08004370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004374:	4b03      	ldr	r3, [pc, #12]	; (8004384 <HAL_RCC_GetHCLKFreq+0x14>)
 8004376:	681b      	ldr	r3, [r3, #0]
}
 8004378:	4618      	mov	r0, r3
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	20000000 	.word	0x20000000

08004388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800438c:	f7ff fff0 	bl	8004370 <HAL_RCC_GetHCLKFreq>
 8004390:	4602      	mov	r2, r0
 8004392:	4b05      	ldr	r3, [pc, #20]	; (80043a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	0a9b      	lsrs	r3, r3, #10
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	4903      	ldr	r1, [pc, #12]	; (80043ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800439e:	5ccb      	ldrb	r3, [r1, r3]
 80043a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40023800 	.word	0x40023800
 80043ac:	08007c50 	.word	0x08007c50

080043b0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d105      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d035      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043d8:	4b62      	ldr	r3, [pc, #392]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043de:	f7fc fd2f 	bl	8000e40 <HAL_GetTick>
 80043e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043e4:	e008      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80043e6:	f7fc fd2b 	bl	8000e40 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e0b0      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043f8:	4b5b      	ldr	r3, [pc, #364]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1f0      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	019a      	lsls	r2, r3, #6
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	071b      	lsls	r3, r3, #28
 8004410:	4955      	ldr	r1, [pc, #340]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004418:	4b52      	ldr	r3, [pc, #328]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800441a:	2201      	movs	r2, #1
 800441c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800441e:	f7fc fd0f 	bl	8000e40 <HAL_GetTick>
 8004422:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004424:	e008      	b.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004426:	f7fc fd0b 	bl	8000e40 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d901      	bls.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e090      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004438:	4b4b      	ldr	r3, [pc, #300]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f0      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 8083 	beq.w	8004558 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004452:	2300      	movs	r3, #0
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	4b44      	ldr	r3, [pc, #272]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445a:	4a43      	ldr	r2, [pc, #268]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800445c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004460:	6413      	str	r3, [r2, #64]	; 0x40
 8004462:	4b41      	ldr	r3, [pc, #260]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800446e:	4b3f      	ldr	r3, [pc, #252]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a3e      	ldr	r2, [pc, #248]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004478:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800447a:	f7fc fce1 	bl	8000e40 <HAL_GetTick>
 800447e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004480:	e008      	b.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004482:	f7fc fcdd 	bl	8000e40 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e062      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004494:	4b35      	ldr	r3, [pc, #212]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0f0      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044a0:	4b31      	ldr	r3, [pc, #196]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044a8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d02f      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d028      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044be:	4b2a      	ldr	r3, [pc, #168]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044c6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044c8:	4b29      	ldr	r3, [pc, #164]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044ce:	4b28      	ldr	r3, [pc, #160]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80044d4:	4a24      	ldr	r2, [pc, #144]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044da:	4b23      	ldr	r3, [pc, #140]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d114      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80044e6:	f7fc fcab 	bl	8000e40 <HAL_GetTick>
 80044ea:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ec:	e00a      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ee:	f7fc fca7 	bl	8000e40 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d901      	bls.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e02a      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004504:	4b18      	ldr	r3, [pc, #96]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0ee      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004518:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800451c:	d10d      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800451e:	4b12      	ldr	r3, [pc, #72]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800452e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004532:	490d      	ldr	r1, [pc, #52]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004534:	4313      	orrs	r3, r2
 8004536:	608b      	str	r3, [r1, #8]
 8004538:	e005      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800453a:	4b0b      	ldr	r3, [pc, #44]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004540:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004544:	6093      	str	r3, [r2, #8]
 8004546:	4b08      	ldr	r3, [pc, #32]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004548:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004552:	4905      	ldr	r1, [pc, #20]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004554:	4313      	orrs	r3, r2
 8004556:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3718      	adds	r7, #24
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	42470068 	.word	0x42470068
 8004568:	40023800 	.word	0x40023800
 800456c:	40007000 	.word	0x40007000
 8004570:	42470e40 	.word	0x42470e40

08004574 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004574:	b480      	push	{r7}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004588:	2300      	movs	r3, #0
 800458a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d13e      	bne.n	8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004592:	4b23      	ldr	r3, [pc, #140]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800459a:	60fb      	str	r3, [r7, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d12f      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80045a8:	4b1e      	ldr	r3, [pc, #120]	; (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045aa:	617b      	str	r3, [r7, #20]
          break;
 80045ac:	e02f      	b.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045ae:	4b1c      	ldr	r3, [pc, #112]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ba:	d108      	bne.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045bc:	4b18      	ldr	r3, [pc, #96]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045c4:	4a18      	ldr	r2, [pc, #96]	; (8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	e007      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045ce:	4b14      	ldr	r3, [pc, #80]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045d6:	4a15      	ldr	r2, [pc, #84]	; (800462c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80045d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045dc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80045de:	4b10      	ldr	r3, [pc, #64]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045f8:	0f1b      	lsrs	r3, r3, #28
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	fbb2 f3f3 	udiv	r3, r2, r3
 8004604:	617b      	str	r3, [r7, #20]
          break;
 8004606:	e002      	b.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]
          break;
 800460c:	bf00      	nop
        }
      }
      break;
 800460e:	bf00      	nop
    }
  }
  return frequency;
 8004610:	697b      	ldr	r3, [r7, #20]
}
 8004612:	4618      	mov	r0, r3
 8004614:	371c      	adds	r7, #28
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40023800 	.word	0x40023800
 8004624:	00bb8000 	.word	0x00bb8000
 8004628:	007a1200 	.word	0x007a1200
 800462c:	00f42400 	.word	0x00f42400

08004630 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07b      	b.n	800473a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	2b00      	cmp	r3, #0
 8004648:	d108      	bne.n	800465c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004652:	d009      	beq.n	8004668 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	61da      	str	r2, [r3, #28]
 800465a:	e005      	b.n	8004668 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fc fa88 	bl	8000b98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800469e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	431a      	orrs	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d8:	431a      	orrs	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ec:	ea42 0103 	orr.w	r1, r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	0c1b      	lsrs	r3, r3, #16
 8004706:	f003 0104 	and.w	r1, r3, #4
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470e:	f003 0210 	and.w	r2, r3, #16
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	69da      	ldr	r2, [r3, #28]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004728:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3708      	adds	r7, #8
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004742:	b084      	sub	sp, #16
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	f107 001c 	add.w	r0, r7, #28
 8004750:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	2b01      	cmp	r3, #1
 8004758:	d122      	bne.n	80047a0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800476e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004782:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d105      	bne.n	8004794 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f949 	bl	8004a2c <USB_CoreReset>
 800479a:	4603      	mov	r3, r0
 800479c:	73fb      	strb	r3, [r7, #15]
 800479e:	e01a      	b.n	80047d6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f93d 	bl	8004a2c <USB_CoreReset>
 80047b2:	4603      	mov	r3, r0
 80047b4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80047b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d106      	bne.n	80047ca <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38
 80047c8:	e005      	b.n	80047d6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80047d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d10b      	bne.n	80047f4 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f043 0206 	orr.w	r2, r3, #6
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f043 0220 	orr.w	r2, r3, #32
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80047f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004800:	b004      	add	sp, #16
 8004802:	4770      	bx	lr

08004804 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f043 0201 	orr.w	r2, r3, #1
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr

08004826 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f023 0201 	bic.w	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	460b      	mov	r3, r1
 8004852:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d106      	bne.n	8004874 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	e00b      	b.n	800488c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004874:	78fb      	ldrb	r3, [r7, #3]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d106      	bne.n	8004888 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	60da      	str	r2, [r3, #12]
 8004886:	e001      	b.n	800488c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e003      	b.n	8004894 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800488c:	2032      	movs	r0, #50	; 0x32
 800488e:	f7fc fae3 	bl	8000e58 <HAL_Delay>

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3708      	adds	r7, #8
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	019b      	lsls	r3, r3, #6
 80048ae:	f043 0220 	orr.w	r2, r3, #32
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3301      	adds	r3, #1
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4a09      	ldr	r2, [pc, #36]	; (80048e4 <USB_FlushTxFifo+0x48>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d901      	bls.n	80048c8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e006      	b.n	80048d6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	f003 0320 	and.w	r3, r3, #32
 80048d0:	2b20      	cmp	r3, #32
 80048d2:	d0f0      	beq.n	80048b6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	00030d40 	.word	0x00030d40

080048e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2210      	movs	r2, #16
 80048f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3301      	adds	r3, #1
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4a09      	ldr	r2, [pc, #36]	; (8004928 <USB_FlushRxFifo+0x40>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d901      	bls.n	800490c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e006      	b.n	800491a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	f003 0310 	and.w	r3, r3, #16
 8004914:	2b10      	cmp	r3, #16
 8004916:	d0f0      	beq.n	80048fa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	00030d40 	.word	0x00030d40

0800492c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800492c:	b480      	push	{r7}
 800492e:	b089      	sub	sp, #36	; 0x24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	4611      	mov	r1, r2
 8004938:	461a      	mov	r2, r3
 800493a:	460b      	mov	r3, r1
 800493c:	71fb      	strb	r3, [r7, #7]
 800493e:	4613      	mov	r3, r2
 8004940:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800494a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800494e:	2b00      	cmp	r3, #0
 8004950:	d11a      	bne.n	8004988 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004952:	88bb      	ldrh	r3, [r7, #4]
 8004954:	3303      	adds	r3, #3
 8004956:	089b      	lsrs	r3, r3, #2
 8004958:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800495a:	2300      	movs	r3, #0
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	e00f      	b.n	8004980 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	031a      	lsls	r2, r3, #12
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	4413      	add	r3, r2
 8004968:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800496c:	461a      	mov	r2, r3
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	3304      	adds	r3, #4
 8004978:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	3301      	adds	r3, #1
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	429a      	cmp	r2, r3
 8004986:	d3eb      	bcc.n	8004960 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3724      	adds	r7, #36	; 0x24
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004996:	b480      	push	{r7}
 8004998:	b089      	sub	sp, #36	; 0x24
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	4613      	mov	r3, r2
 80049a2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	3303      	adds	r3, #3
 80049b0:	089b      	lsrs	r3, r3, #2
 80049b2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80049b4:	2300      	movs	r3, #0
 80049b6:	61bb      	str	r3, [r7, #24]
 80049b8:	e00b      	b.n	80049d2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	601a      	str	r2, [r3, #0]
    pDest++;
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	3304      	adds	r3, #4
 80049ca:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	3301      	adds	r3, #1
 80049d0:	61bb      	str	r3, [r7, #24]
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d3ef      	bcc.n	80049ba <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80049da:	69fb      	ldr	r3, [r7, #28]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3724      	adds	r7, #36	; 0x24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4013      	ands	r3, r2
 80049fe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004a00:	68fb      	ldr	r3, [r7, #12]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3714      	adds	r7, #20
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
	...

08004a2c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	4a13      	ldr	r2, [pc, #76]	; (8004a90 <USB_CoreReset+0x64>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e01b      	b.n	8004a82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	daf2      	bge.n	8004a38 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	f043 0201 	orr.w	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	3301      	adds	r3, #1
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	4a09      	ldr	r2, [pc, #36]	; (8004a90 <USB_CoreReset+0x64>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d901      	bls.n	8004a74 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e006      	b.n	8004a82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d0f0      	beq.n	8004a62 <USB_CoreReset+0x36>

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	00030d40 	.word	0x00030d40

08004a94 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a94:	b084      	sub	sp, #16
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	f107 001c 	add.w	r0, r7, #28
 8004aa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d018      	beq.n	8004b18 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d10a      	bne.n	8004b02 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004afa:	f043 0304 	orr.w	r3, r3, #4
 8004afe:	6013      	str	r3, [r2, #0]
 8004b00:	e014      	b.n	8004b2c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b10:	f023 0304 	bic.w	r3, r3, #4
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	e009      	b.n	8004b2c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b26:	f023 0304 	bic.w	r3, r3, #4
 8004b2a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004b2c:	2110      	movs	r1, #16
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7ff feb4 	bl	800489c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7ff fed7 	bl	80048e8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60fb      	str	r3, [r7, #12]
 8004b3e:	e015      	b.n	8004b6c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b52:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b60:	461a      	mov	r2, r3
 8004b62:	2300      	movs	r3, #0
 8004b64:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d3e5      	bcc.n	8004b40 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004b74:	2101      	movs	r1, #1
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f8ac 	bl	8004cd4 <USB_DriveVbus>

  HAL_Delay(200U);
 8004b7c:	20c8      	movs	r0, #200	; 0xc8
 8004b7e:	f7fc f96b 	bl	8000e58 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ba2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a14      	ldr	r2, [pc, #80]	; (8004bf8 <USB_HostInit+0x164>)
 8004ba8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a13      	ldr	r2, [pc, #76]	; (8004bfc <USB_HostInit+0x168>)
 8004bae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004bb2:	e009      	b.n	8004bc8 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2280      	movs	r2, #128	; 0x80
 8004bb8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a10      	ldr	r2, [pc, #64]	; (8004c00 <USB_HostInit+0x16c>)
 8004bbe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a10      	ldr	r2, [pc, #64]	; (8004c04 <USB_HostInit+0x170>)
 8004bc4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d105      	bne.n	8004bda <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	f043 0210 	orr.w	r2, r3, #16
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699a      	ldr	r2, [r3, #24]
 8004bde:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <USB_HostInit+0x174>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bf2:	b004      	add	sp, #16
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	01000200 	.word	0x01000200
 8004bfc:	00e00300 	.word	0x00e00300
 8004c00:	00600080 	.word	0x00600080
 8004c04:	004000e0 	.word	0x004000e0
 8004c08:	a3200008 	.word	0xa3200008

08004c0c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	460b      	mov	r3, r1
 8004c16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c2a:	f023 0303 	bic.w	r3, r3, #3
 8004c2e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	78fb      	ldrb	r3, [r7, #3]
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	68f9      	ldr	r1, [r7, #12]
 8004c40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d107      	bne.n	8004c5e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c54:	461a      	mov	r2, r3
 8004c56:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004c5a:	6053      	str	r3, [r2, #4]
 8004c5c:	e009      	b.n	8004c72 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d106      	bne.n	8004c72 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004c70:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004ca0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cae:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004cb0:	2064      	movs	r0, #100	; 0x64
 8004cb2:	f7fc f8d1 	bl	8000e58 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cc2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004cc4:	200a      	movs	r0, #10
 8004cc6:	f7fc f8c7 	bl	8000e58 <HAL_Delay>

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004cf8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d109      	bne.n	8004d18 <USB_DriveVbus+0x44>
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d106      	bne.n	8004d18 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d16:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d22:	d109      	bne.n	8004d38 <USB_DriveVbus+0x64>
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d106      	bne.n	8004d38 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d36:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3714      	adds	r7, #20
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004d46:	b480      	push	{r7}
 8004d48:	b085      	sub	sp, #20
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004d52:	2300      	movs	r3, #0
 8004d54:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	0c5b      	lsrs	r3, r3, #17
 8004d64:	f003 0303 	and.w	r3, r3, #3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3714      	adds	r7, #20
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	b29b      	uxth	r3, r3
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
	...

08004d98 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	4608      	mov	r0, r1
 8004da2:	4611      	mov	r1, r2
 8004da4:	461a      	mov	r2, r3
 8004da6:	4603      	mov	r3, r0
 8004da8:	70fb      	strb	r3, [r7, #3]
 8004daa:	460b      	mov	r3, r1
 8004dac:	70bb      	strb	r3, [r7, #2]
 8004dae:	4613      	mov	r3, r2
 8004db0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004dba:	78fb      	ldrb	r3, [r7, #3]
 8004dbc:	015a      	lsls	r2, r3, #5
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004dcc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004dce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	d87e      	bhi.n	8004ed4 <USB_HC_Init+0x13c>
 8004dd6:	a201      	add	r2, pc, #4	; (adr r2, 8004ddc <USB_HC_Init+0x44>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004ded 	.word	0x08004ded
 8004de0:	08004e97 	.word	0x08004e97
 8004de4:	08004ded 	.word	0x08004ded
 8004de8:	08004e59 	.word	0x08004e59
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	015a      	lsls	r2, r3, #5
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	4413      	add	r3, r2
 8004df4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df8:	461a      	mov	r2, r3
 8004dfa:	f240 439d 	movw	r3, #1181	; 0x49d
 8004dfe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004e00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	da10      	bge.n	8004e2a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e08:	78fb      	ldrb	r3, [r7, #3]
 8004e0a:	015a      	lsls	r2, r3, #5
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	78fa      	ldrb	r2, [r7, #3]
 8004e18:	0151      	lsls	r1, r2, #5
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	440a      	add	r2, r1
 8004e1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e26:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004e28:	e057      	b.n	8004eda <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d051      	beq.n	8004eda <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004e36:	78fb      	ldrb	r3, [r7, #3]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	78fa      	ldrb	r2, [r7, #3]
 8004e46:	0151      	lsls	r1, r2, #5
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	440a      	add	r2, r1
 8004e4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e50:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e54:	60d3      	str	r3, [r2, #12]
      break;
 8004e56:	e040      	b.n	8004eda <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e58:	78fb      	ldrb	r3, [r7, #3]
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e64:	461a      	mov	r2, r3
 8004e66:	f240 639d 	movw	r3, #1693	; 0x69d
 8004e6a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004e6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	da34      	bge.n	8004ede <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e74:	78fb      	ldrb	r3, [r7, #3]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	78fa      	ldrb	r2, [r7, #3]
 8004e84:	0151      	lsls	r1, r2, #5
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	440a      	add	r2, r1
 8004e8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e92:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004e94:	e023      	b.n	8004ede <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	f240 2325 	movw	r3, #549	; 0x225
 8004ea8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004eaa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	da17      	bge.n	8004ee2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	78fa      	ldrb	r2, [r7, #3]
 8004ec2:	0151      	lsls	r1, r2, #5
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	440a      	add	r2, r1
 8004ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ecc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004ed0:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004ed2:	e006      	b.n	8004ee2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	77fb      	strb	r3, [r7, #31]
      break;
 8004ed8:	e004      	b.n	8004ee4 <USB_HC_Init+0x14c>
      break;
 8004eda:	bf00      	nop
 8004edc:	e002      	b.n	8004ee4 <USB_HC_Init+0x14c>
      break;
 8004ede:	bf00      	nop
 8004ee0:	e000      	b.n	8004ee4 <USB_HC_Init+0x14c>
      break;
 8004ee2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004eea:	699a      	ldr	r2, [r3, #24]
 8004eec:	78fb      	ldrb	r3, [r7, #3]
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef8:	6939      	ldr	r1, [r7, #16]
 8004efa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004efe:	4313      	orrs	r3, r2
 8004f00:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004f0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	da03      	bge.n	8004f1e <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f1a:	61bb      	str	r3, [r7, #24]
 8004f1c:	e001      	b.n	8004f22 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7ff ff0f 	bl	8004d46 <USB_GetHostSpeed>
 8004f28:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004f2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d106      	bne.n	8004f40 <USB_HC_Init+0x1a8>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d003      	beq.n	8004f40 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004f38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	e001      	b.n	8004f44 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f44:	787b      	ldrb	r3, [r7, #1]
 8004f46:	059b      	lsls	r3, r3, #22
 8004f48:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f4c:	78bb      	ldrb	r3, [r7, #2]
 8004f4e:	02db      	lsls	r3, r3, #11
 8004f50:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f54:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f56:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f5a:	049b      	lsls	r3, r3, #18
 8004f5c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f60:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f62:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004f64:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f68:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	0159      	lsls	r1, r3, #5
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	440b      	add	r3, r1
 8004f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f7a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f80:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004f82:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	d10f      	bne.n	8004faa <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	78fa      	ldrb	r2, [r7, #3]
 8004f9a:	0151      	lsls	r1, r2, #5
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	440a      	add	r2, r1
 8004fa0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fa4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fa8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004faa:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3720      	adds	r7, #32
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08c      	sub	sp, #48	; 0x30
 8004fb8:	af02      	add	r7, sp, #8
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	785b      	ldrb	r3, [r3, #1]
 8004fca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004fcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fd0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d02d      	beq.n	800503a <USB_HC_StartXfer+0x86>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	791b      	ldrb	r3, [r3, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d129      	bne.n	800503a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d117      	bne.n	800501c <USB_HC_StartXfer+0x68>
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	79db      	ldrb	r3, [r3, #7]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d003      	beq.n	8004ffc <USB_HC_StartXfer+0x48>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	79db      	ldrb	r3, [r3, #7]
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d10f      	bne.n	800501c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	4413      	add	r3, r2
 8005004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	69fa      	ldr	r2, [r7, #28]
 800500c:	0151      	lsls	r1, r2, #5
 800500e:	6a3a      	ldr	r2, [r7, #32]
 8005010:	440a      	add	r2, r1
 8005012:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800501c:	79fb      	ldrb	r3, [r7, #7]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <USB_HC_StartXfer+0x86>
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	795b      	ldrb	r3, [r3, #5]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d107      	bne.n	800503a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	785b      	ldrb	r3, [r3, #1]
 800502e:	4619      	mov	r1, r3
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 fa2f 	bl	8005494 <USB_DoPing>
      return HAL_OK;
 8005036:	2300      	movs	r3, #0
 8005038:	e0f8      	b.n	800522c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d018      	beq.n	8005074 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	8912      	ldrh	r2, [r2, #8]
 800504a:	4413      	add	r3, r2
 800504c:	3b01      	subs	r3, #1
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	8912      	ldrh	r2, [r2, #8]
 8005052:	fbb3 f3f2 	udiv	r3, r3, r2
 8005056:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005058:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800505a:	8b7b      	ldrh	r3, [r7, #26]
 800505c:	429a      	cmp	r2, r3
 800505e:	d90b      	bls.n	8005078 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005060:	8b7b      	ldrh	r3, [r7, #26]
 8005062:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005064:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	8912      	ldrh	r2, [r2, #8]
 800506a:	fb02 f203 	mul.w	r2, r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	611a      	str	r2, [r3, #16]
 8005072:	e001      	b.n	8005078 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005074:	2301      	movs	r3, #1
 8005076:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	78db      	ldrb	r3, [r3, #3]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d007      	beq.n	8005090 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005080:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	8912      	ldrh	r2, [r2, #8]
 8005086:	fb02 f203 	mul.w	r2, r2, r3
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	611a      	str	r2, [r3, #16]
 800508e:	e003      	b.n	8005098 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	695a      	ldr	r2, [r3, #20]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80050a2:	04d9      	lsls	r1, r3, #19
 80050a4:	4b63      	ldr	r3, [pc, #396]	; (8005234 <USB_HC_StartXfer+0x280>)
 80050a6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050a8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	7a9b      	ldrb	r3, [r3, #10]
 80050ae:	075b      	lsls	r3, r3, #29
 80050b0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050b4:	69f9      	ldr	r1, [r7, #28]
 80050b6:	0148      	lsls	r0, r1, #5
 80050b8:	6a39      	ldr	r1, [r7, #32]
 80050ba:	4401      	add	r1, r0
 80050bc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050c0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050c2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80050c4:	79fb      	ldrb	r3, [r7, #7]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d009      	beq.n	80050de <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	68d9      	ldr	r1, [r3, #12]
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	015a      	lsls	r2, r3, #5
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	4413      	add	r3, r2
 80050d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050da:	460a      	mov	r2, r1
 80050dc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80050de:	6a3b      	ldr	r3, [r7, #32]
 80050e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	015a      	lsls	r2, r3, #5
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	4413      	add	r3, r2
 80050fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	69fa      	ldr	r2, [r7, #28]
 8005106:	0151      	lsls	r1, r2, #5
 8005108:	6a3a      	ldr	r2, [r7, #32]
 800510a:	440a      	add	r2, r1
 800510c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005110:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005114:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	6a3b      	ldr	r3, [r7, #32]
 800511c:	4413      	add	r3, r2
 800511e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	7e7b      	ldrb	r3, [r7, #25]
 8005126:	075b      	lsls	r3, r3, #29
 8005128:	69f9      	ldr	r1, [r7, #28]
 800512a:	0148      	lsls	r0, r1, #5
 800512c:	6a39      	ldr	r1, [r7, #32]
 800512e:	4401      	add	r1, r0
 8005130:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005134:	4313      	orrs	r3, r2
 8005136:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	015a      	lsls	r2, r3, #5
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	4413      	add	r3, r2
 8005140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800514e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	78db      	ldrb	r3, [r3, #3]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d004      	beq.n	8005162 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800515e:	613b      	str	r3, [r7, #16]
 8005160:	e003      	b.n	800516a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005168:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005170:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	4413      	add	r3, r2
 800517a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517e:	461a      	mov	r2, r3
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005184:	79fb      	ldrb	r3, [r7, #7]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800518a:	2300      	movs	r3, #0
 800518c:	e04e      	b.n	800522c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	78db      	ldrb	r3, [r3, #3]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d149      	bne.n	800522a <USB_HC_StartXfer+0x276>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d045      	beq.n	800522a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	79db      	ldrb	r3, [r3, #7]
 80051a2:	2b03      	cmp	r3, #3
 80051a4:	d830      	bhi.n	8005208 <USB_HC_StartXfer+0x254>
 80051a6:	a201      	add	r2, pc, #4	; (adr r2, 80051ac <USB_HC_StartXfer+0x1f8>)
 80051a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ac:	080051bd 	.word	0x080051bd
 80051b0:	080051e1 	.word	0x080051e1
 80051b4:	080051bd 	.word	0x080051bd
 80051b8:	080051e1 	.word	0x080051e1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	3303      	adds	r3, #3
 80051c2:	089b      	lsrs	r3, r3, #2
 80051c4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80051c6:	8afa      	ldrh	r2, [r7, #22]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d91c      	bls.n	800520c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	f043 0220 	orr.w	r2, r3, #32
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	619a      	str	r2, [r3, #24]
        }
        break;
 80051de:	e015      	b.n	800520c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	3303      	adds	r3, #3
 80051e6:	089b      	lsrs	r3, r3, #2
 80051e8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80051ea:	8afa      	ldrh	r2, [r7, #22]
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d90a      	bls.n	8005210 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	619a      	str	r2, [r3, #24]
        }
        break;
 8005206:	e003      	b.n	8005210 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005208:	bf00      	nop
 800520a:	e002      	b.n	8005212 <USB_HC_StartXfer+0x25e>
        break;
 800520c:	bf00      	nop
 800520e:	e000      	b.n	8005212 <USB_HC_StartXfer+0x25e>
        break;
 8005210:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	68d9      	ldr	r1, [r3, #12]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	785a      	ldrb	r2, [r3, #1]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	b29b      	uxth	r3, r3
 8005220:	2000      	movs	r0, #0
 8005222:	9000      	str	r0, [sp, #0]
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f7ff fb81 	bl	800492c <USB_WritePacket>
  }

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3728      	adds	r7, #40	; 0x28
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	1ff80000 	.word	0x1ff80000

08005238 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	b29b      	uxth	r3, r3
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800525a:	b480      	push	{r7}
 800525c:	b089      	sub	sp, #36	; 0x24
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
 8005262:	460b      	mov	r3, r1
 8005264:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800526a:	78fb      	ldrb	r3, [r7, #3]
 800526c:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	015a      	lsls	r2, r3, #5
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	4413      	add	r3, r2
 800527a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	0c9b      	lsrs	r3, r3, #18
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	4413      	add	r3, r2
 8005290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	0fdb      	lsrs	r3, r3, #31
 8005298:	f003 0301 	and.w	r3, r3, #1
 800529c:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	2b20      	cmp	r3, #32
 80052a8:	d104      	bne.n	80052b4 <USB_HC_Halt+0x5a>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80052b0:	2300      	movs	r3, #0
 80052b2:	e0e8      	b.n	8005486 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d002      	beq.n	80052c0 <USB_HC_Halt+0x66>
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d173      	bne.n	80053a8 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	015a      	lsls	r2, r3, #5
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	4413      	add	r3, r2
 80052c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	0151      	lsls	r1, r2, #5
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	440a      	add	r2, r1
 80052d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052de:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 0320 	and.w	r3, r3, #32
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f040 80cb 	bne.w	8005484 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d143      	bne.n	8005382 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	015a      	lsls	r2, r3, #5
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	4413      	add	r3, r2
 8005302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	0151      	lsls	r1, r2, #5
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	440a      	add	r2, r1
 8005310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005318:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	4413      	add	r3, r2
 8005322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	0151      	lsls	r1, r2, #5
 800532c:	69ba      	ldr	r2, [r7, #24]
 800532e:	440a      	add	r2, r1
 8005330:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005334:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005338:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	4413      	add	r3, r2
 8005342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	0151      	lsls	r1, r2, #5
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	440a      	add	r2, r1
 8005350:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005354:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005358:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	3301      	adds	r3, #1
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005366:	d81d      	bhi.n	80053a4 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	4413      	add	r3, r2
 8005370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800537a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800537e:	d0ec      	beq.n	800535a <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005380:	e080      	b.n	8005484 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	015a      	lsls	r2, r3, #5
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	4413      	add	r3, r2
 800538a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	0151      	lsls	r1, r2, #5
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	440a      	add	r2, r1
 8005398:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800539c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053a0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053a2:	e06f      	b.n	8005484 <USB_HC_Halt+0x22a>
            break;
 80053a4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053a6:	e06d      	b.n	8005484 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	0151      	lsls	r1, r2, #5
 80053ba:	69ba      	ldr	r2, [r7, #24]
 80053bc:	440a      	add	r2, r1
 80053be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053c6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d143      	bne.n	8005460 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	015a      	lsls	r2, r3, #5
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	4413      	add	r3, r2
 80053e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	0151      	lsls	r1, r2, #5
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	440a      	add	r2, r1
 80053ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053f6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	015a      	lsls	r2, r3, #5
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	4413      	add	r3, r2
 8005400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	0151      	lsls	r1, r2, #5
 800540a:	69ba      	ldr	r2, [r7, #24]
 800540c:	440a      	add	r2, r1
 800540e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005412:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005416:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	4413      	add	r3, r2
 8005420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	0151      	lsls	r1, r2, #5
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	440a      	add	r2, r1
 800542e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005432:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005436:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	3301      	adds	r3, #1
 800543c:	61fb      	str	r3, [r7, #28]
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005444:	d81d      	bhi.n	8005482 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	4413      	add	r3, r2
 800544e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005458:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800545c:	d0ec      	beq.n	8005438 <USB_HC_Halt+0x1de>
 800545e:	e011      	b.n	8005484 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	015a      	lsls	r2, r3, #5
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	4413      	add	r3, r2
 8005468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	0151      	lsls	r1, r2, #5
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	440a      	add	r2, r1
 8005476:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800547a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	e000      	b.n	8005484 <USB_HC_Halt+0x22a>
          break;
 8005482:	bf00      	nop
    }
  }

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3724      	adds	r7, #36	; 0x24
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
	...

08005494 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	460b      	mov	r3, r1
 800549e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80054a4:	78fb      	ldrb	r3, [r7, #3]
 80054a6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80054a8:	2301      	movs	r3, #1
 80054aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	04da      	lsls	r2, r3, #19
 80054b0:	4b15      	ldr	r3, [pc, #84]	; (8005508 <USB_DoPing+0x74>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	0151      	lsls	r1, r2, #5
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	440a      	add	r2, r1
 80054bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054c4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	015a      	lsls	r2, r3, #5
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	4413      	add	r3, r2
 80054ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054dc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054e4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	015a      	lsls	r2, r3, #5
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	4413      	add	r3, r2
 80054ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f2:	461a      	mov	r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	371c      	adds	r7, #28
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	1ff80000 	.word	0x1ff80000

0800550c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005518:	2300      	movs	r3, #0
 800551a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff f982 	bl	8004826 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005522:	2110      	movs	r1, #16
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f7ff f9b9 	bl	800489c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7ff f9dc 	bl	80048e8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005530:	2300      	movs	r3, #0
 8005532:	613b      	str	r3, [r7, #16]
 8005534:	e01f      	b.n	8005576 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	015a      	lsls	r2, r3, #5
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4413      	add	r3, r2
 800553e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800554c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005554:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800555c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	4413      	add	r3, r2
 8005566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800556a:	461a      	mov	r2, r3
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	3301      	adds	r3, #1
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	2b0f      	cmp	r3, #15
 800557a:	d9dc      	bls.n	8005536 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800557c:	2300      	movs	r3, #0
 800557e:	613b      	str	r3, [r7, #16]
 8005580:	e034      	b.n	80055ec <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	015a      	lsls	r2, r3, #5
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	4413      	add	r3, r2
 800558a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005598:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80055a8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	015a      	lsls	r2, r3, #5
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	4413      	add	r3, r2
 80055b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b6:	461a      	mov	r2, r3
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	3301      	adds	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055c8:	d80c      	bhi.n	80055e4 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	015a      	lsls	r2, r3, #5
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4413      	add	r3, r2
 80055d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055e0:	d0ec      	beq.n	80055bc <USB_StopHost+0xb0>
 80055e2:	e000      	b.n	80055e6 <USB_StopHost+0xda>
        break;
 80055e4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	3301      	adds	r3, #1
 80055ea:	613b      	str	r3, [r7, #16]
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	2b0f      	cmp	r3, #15
 80055f0:	d9c7      	bls.n	8005582 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055f8:	461a      	mov	r2, r3
 80055fa:	f04f 33ff 	mov.w	r3, #4294967295
 80055fe:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f04f 32ff 	mov.w	r2, #4294967295
 8005606:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff f8fb 	bl	8004804 <USB_EnableGlobalInt>

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005618:	b590      	push	{r4, r7, lr}
 800561a:	b089      	sub	sp, #36	; 0x24
 800561c:	af04      	add	r7, sp, #16
 800561e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005620:	2301      	movs	r3, #1
 8005622:	2202      	movs	r2, #2
 8005624:	2102      	movs	r1, #2
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fc66 	bl	8005ef8 <USBH_FindInterface>
 800562c:	4603      	mov	r3, r0
 800562e:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	2bff      	cmp	r3, #255	; 0xff
 8005634:	d002      	beq.n	800563c <USBH_CDC_InterfaceInit+0x24>
 8005636:	7bfb      	ldrb	r3, [r7, #15]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d901      	bls.n	8005640 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800563c:	2302      	movs	r3, #2
 800563e:	e13d      	b.n	80058bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 fc3b 	bl	8005ec0 <USBH_SelectInterface>
 800564a:	4603      	mov	r3, r0
 800564c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800564e:	7bbb      	ldrb	r3, [r7, #14]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005654:	2302      	movs	r3, #2
 8005656:	e131      	b.n	80058bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800565e:	2050      	movs	r0, #80	; 0x50
 8005660:	f002 fa00 	bl	8007a64 <malloc>
 8005664:	4603      	mov	r3, r0
 8005666:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005678:	2302      	movs	r3, #2
 800567a:	e11f      	b.n	80058bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800567c:	2250      	movs	r2, #80	; 0x50
 800567e:	2100      	movs	r1, #0
 8005680:	68b8      	ldr	r0, [r7, #8]
 8005682:	f002 f9ff 	bl	8007a84 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	211a      	movs	r1, #26
 800568c:	fb01 f303 	mul.w	r3, r1, r3
 8005690:	4413      	add	r3, r2
 8005692:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	b25b      	sxtb	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	da15      	bge.n	80056ca <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	211a      	movs	r1, #26
 80056a4:	fb01 f303 	mul.w	r3, r1, r3
 80056a8:	4413      	add	r3, r2
 80056aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80056ae:	781a      	ldrb	r2, [r3, #0]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80056b4:	7bfb      	ldrb	r3, [r7, #15]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	211a      	movs	r1, #26
 80056ba:	fb01 f303 	mul.w	r3, r1, r3
 80056be:	4413      	add	r3, r2
 80056c0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80056c4:	881a      	ldrh	r2, [r3, #0]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	785b      	ldrb	r3, [r3, #1]
 80056ce:	4619      	mov	r1, r3
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f001 fe32 	bl	800733a <USBH_AllocPipe>
 80056d6:	4603      	mov	r3, r0
 80056d8:	461a      	mov	r2, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	7819      	ldrb	r1, [r3, #0]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	7858      	ldrb	r0, [r3, #1]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	8952      	ldrh	r2, [r2, #10]
 80056f6:	9202      	str	r2, [sp, #8]
 80056f8:	2203      	movs	r2, #3
 80056fa:	9201      	str	r2, [sp, #4]
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	4623      	mov	r3, r4
 8005700:	4602      	mov	r2, r0
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f001 fdea 	bl	80072dc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	2200      	movs	r2, #0
 800570e:	4619      	mov	r1, r3
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f002 f8f9 	bl	8007908 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005716:	2300      	movs	r3, #0
 8005718:	2200      	movs	r2, #0
 800571a:	210a      	movs	r1, #10
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 fbeb 	bl	8005ef8 <USBH_FindInterface>
 8005722:	4603      	mov	r3, r0
 8005724:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	2bff      	cmp	r3, #255	; 0xff
 800572a:	d002      	beq.n	8005732 <USBH_CDC_InterfaceInit+0x11a>
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d901      	bls.n	8005736 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005732:	2302      	movs	r3, #2
 8005734:	e0c2      	b.n	80058bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	211a      	movs	r1, #26
 800573c:	fb01 f303 	mul.w	r3, r1, r3
 8005740:	4413      	add	r3, r2
 8005742:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	b25b      	sxtb	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	da16      	bge.n	800577c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	211a      	movs	r1, #26
 8005754:	fb01 f303 	mul.w	r3, r1, r3
 8005758:	4413      	add	r3, r2
 800575a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800575e:	781a      	ldrb	r2, [r3, #0]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005764:	7bfb      	ldrb	r3, [r7, #15]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	211a      	movs	r1, #26
 800576a:	fb01 f303 	mul.w	r3, r1, r3
 800576e:	4413      	add	r3, r2
 8005770:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005774:	881a      	ldrh	r2, [r3, #0]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	835a      	strh	r2, [r3, #26]
 800577a:	e015      	b.n	80057a8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800577c:	7bfb      	ldrb	r3, [r7, #15]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	211a      	movs	r1, #26
 8005782:	fb01 f303 	mul.w	r3, r1, r3
 8005786:	4413      	add	r3, r2
 8005788:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800578c:	781a      	ldrb	r2, [r3, #0]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005792:	7bfb      	ldrb	r3, [r7, #15]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	211a      	movs	r1, #26
 8005798:	fb01 f303 	mul.w	r3, r1, r3
 800579c:	4413      	add	r3, r2
 800579e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80057a2:	881a      	ldrh	r2, [r3, #0]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	211a      	movs	r1, #26
 80057ae:	fb01 f303 	mul.w	r3, r1, r3
 80057b2:	4413      	add	r3, r2
 80057b4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	b25b      	sxtb	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	da16      	bge.n	80057ee <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	211a      	movs	r1, #26
 80057c6:	fb01 f303 	mul.w	r3, r1, r3
 80057ca:	4413      	add	r3, r2
 80057cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057d0:	781a      	ldrb	r2, [r3, #0]
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	211a      	movs	r1, #26
 80057dc:	fb01 f303 	mul.w	r3, r1, r3
 80057e0:	4413      	add	r3, r2
 80057e2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80057e6:	881a      	ldrh	r2, [r3, #0]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	835a      	strh	r2, [r3, #26]
 80057ec:	e015      	b.n	800581a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	211a      	movs	r1, #26
 80057f4:	fb01 f303 	mul.w	r3, r1, r3
 80057f8:	4413      	add	r3, r2
 80057fa:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057fe:	781a      	ldrb	r2, [r3, #0]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005804:	7bfb      	ldrb	r3, [r7, #15]
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	211a      	movs	r1, #26
 800580a:	fb01 f303 	mul.w	r3, r1, r3
 800580e:	4413      	add	r3, r2
 8005810:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005814:	881a      	ldrh	r2, [r3, #0]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	7b9b      	ldrb	r3, [r3, #14]
 800581e:	4619      	mov	r1, r3
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f001 fd8a 	bl	800733a <USBH_AllocPipe>
 8005826:	4603      	mov	r3, r0
 8005828:	461a      	mov	r2, r3
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	7bdb      	ldrb	r3, [r3, #15]
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 fd80 	bl	800733a <USBH_AllocPipe>
 800583a:	4603      	mov	r3, r0
 800583c:	461a      	mov	r2, r3
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	7b59      	ldrb	r1, [r3, #13]
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	7b98      	ldrb	r0, [r3, #14]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	8b12      	ldrh	r2, [r2, #24]
 800585a:	9202      	str	r2, [sp, #8]
 800585c:	2202      	movs	r2, #2
 800585e:	9201      	str	r2, [sp, #4]
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	4623      	mov	r3, r4
 8005864:	4602      	mov	r2, r0
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f001 fd38 	bl	80072dc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	7b19      	ldrb	r1, [r3, #12]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	7bd8      	ldrb	r0, [r3, #15]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	8b52      	ldrh	r2, [r2, #26]
 8005884:	9202      	str	r2, [sp, #8]
 8005886:	2202      	movs	r2, #2
 8005888:	9201      	str	r2, [sp, #4]
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	4623      	mov	r3, r4
 800588e:	4602      	mov	r2, r0
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f001 fd23 	bl	80072dc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	7b5b      	ldrb	r3, [r3, #13]
 80058a2:	2200      	movs	r2, #0
 80058a4:	4619      	mov	r1, r3
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f002 f82e 	bl	8007908 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	7b1b      	ldrb	r3, [r3, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f002 f827 	bl	8007908 <USBH_LL_SetToggle>

  return USBH_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd90      	pop	{r4, r7, pc}

080058c4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00e      	beq.n	80058fc <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f001 fd18 	bl	800731a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	4619      	mov	r1, r3
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f001 fd43 	bl	800737c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	7b1b      	ldrb	r3, [r3, #12]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00e      	beq.n	8005922 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	7b1b      	ldrb	r3, [r3, #12]
 8005908:	4619      	mov	r1, r3
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f001 fd05 	bl	800731a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	7b1b      	ldrb	r3, [r3, #12]
 8005914:	4619      	mov	r1, r3
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f001 fd30 	bl	800737c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	7b5b      	ldrb	r3, [r3, #13]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00e      	beq.n	8005948 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	7b5b      	ldrb	r3, [r3, #13]
 800592e:	4619      	mov	r1, r3
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f001 fcf2 	bl	800731a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	7b5b      	ldrb	r3, [r3, #13]
 800593a:	4619      	mov	r1, r3
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f001 fd1d 	bl	800737c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00b      	beq.n	800596c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800595a:	69db      	ldr	r3, [r3, #28]
 800595c:	4618      	mov	r0, r3
 800595e:	f002 f889 	bl	8007a74 <free>
    phost->pActiveClass->pData = 0U;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005968:	2200      	movs	r2, #0
 800596a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005976:	b580      	push	{r7, lr}
 8005978:	b084      	sub	sp, #16
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3340      	adds	r3, #64	; 0x40
 800598c:	4619      	mov	r1, r3
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f8b1 	bl	8005af6 <GetLineCoding>
 8005994:	4603      	mov	r3, r0
 8005996:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005998:	7afb      	ldrb	r3, [r7, #11]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d105      	bne.n	80059aa <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80059a4:	2102      	movs	r1, #2
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80059aa:	7afb      	ldrb	r3, [r7, #11]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80059bc:	2301      	movs	r3, #1
 80059be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d877      	bhi.n	8005ac8 <USBH_CDC_Process+0x114>
 80059d8:	a201      	add	r2, pc, #4	; (adr r2, 80059e0 <USBH_CDC_Process+0x2c>)
 80059da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059de:	bf00      	nop
 80059e0:	080059f5 	.word	0x080059f5
 80059e4:	080059fb 	.word	0x080059fb
 80059e8:	08005a2b 	.word	0x08005a2b
 80059ec:	08005a9f 	.word	0x08005a9f
 80059f0:	08005aad 	.word	0x08005aad
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	73fb      	strb	r3, [r7, #15]
      break;
 80059f8:	e06d      	b.n	8005ad6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059fe:	4619      	mov	r1, r3
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f897 	bl	8005b34 <SetLineCoding>
 8005a06:	4603      	mov	r3, r0
 8005a08:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a0a:	7bbb      	ldrb	r3, [r7, #14]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d104      	bne.n	8005a1a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2202      	movs	r2, #2
 8005a14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005a18:	e058      	b.n	8005acc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005a1a:	7bbb      	ldrb	r3, [r7, #14]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d055      	beq.n	8005acc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2204      	movs	r2, #4
 8005a24:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005a28:	e050      	b.n	8005acc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	3340      	adds	r3, #64	; 0x40
 8005a2e:	4619      	mov	r1, r3
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f860 	bl	8005af6 <GetLineCoding>
 8005a36:	4603      	mov	r3, r0
 8005a38:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a3a:	7bbb      	ldrb	r3, [r7, #14]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d126      	bne.n	8005a8e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a52:	791b      	ldrb	r3, [r3, #4]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d13b      	bne.n	8005ad0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a62:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d133      	bne.n	8005ad0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a72:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d12b      	bne.n	8005ad0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a80:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d124      	bne.n	8005ad0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f958 	bl	8005d3c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005a8c:	e020      	b.n	8005ad0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005a8e:	7bbb      	ldrb	r3, [r7, #14]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d01d      	beq.n	8005ad0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	2204      	movs	r2, #4
 8005a98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005a9c:	e018      	b.n	8005ad0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f867 	bl	8005b72 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f8da 	bl	8005c5e <CDC_ProcessReception>
      break;
 8005aaa:	e014      	b.n	8005ad6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005aac:	2100      	movs	r1, #0
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 ffe3 	bl	8006a7a <USBH_ClrFeature>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005ab8:	7bbb      	ldrb	r3, [r7, #14]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005ac6:	e005      	b.n	8005ad4 <USBH_CDC_Process+0x120>

    default:
      break;
 8005ac8:	bf00      	nop
 8005aca:	e004      	b.n	8005ad6 <USBH_CDC_Process+0x122>
      break;
 8005acc:	bf00      	nop
 8005ace:	e002      	b.n	8005ad6 <USBH_CDC_Process+0x122>
      break;
 8005ad0:	bf00      	nop
 8005ad2:	e000      	b.n	8005ad6 <USBH_CDC_Process+0x122>
      break;
 8005ad4:	bf00      	nop

  }

  return status;
 8005ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
 8005afe:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	22a1      	movs	r2, #161	; 0xa1
 8005b04:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2221      	movs	r2, #33	; 0x21
 8005b0a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2207      	movs	r2, #7
 8005b1c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2207      	movs	r2, #7
 8005b22:	4619      	mov	r1, r3
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f001 f988 	bl	8006e3a <USBH_CtlReq>
 8005b2a:	4603      	mov	r3, r0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3708      	adds	r7, #8
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2221      	movs	r2, #33	; 0x21
 8005b42:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2207      	movs	r2, #7
 8005b5a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2207      	movs	r2, #7
 8005b60:	4619      	mov	r1, r3
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f001 f969 	bl	8006e3a <USBH_CtlReq>
 8005b68:	4603      	mov	r3, r0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b086      	sub	sp, #24
 8005b76:	af02      	add	r7, sp, #8
 8005b78:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b84:	2300      	movs	r3, #0
 8005b86:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d002      	beq.n	8005b98 <CDC_ProcessTransmission+0x26>
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d023      	beq.n	8005bde <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005b96:	e05e      	b.n	8005c56 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	8b12      	ldrh	r2, [r2, #24]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d90b      	bls.n	8005bbc <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	69d9      	ldr	r1, [r3, #28]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8b1a      	ldrh	r2, [r3, #24]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	7b5b      	ldrb	r3, [r3, #13]
 8005bb0:	2001      	movs	r0, #1
 8005bb2:	9000      	str	r0, [sp, #0]
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f001 fb4e 	bl	8007256 <USBH_BulkSendData>
 8005bba:	e00b      	b.n	8005bd4 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	7b5b      	ldrb	r3, [r3, #13]
 8005bca:	2001      	movs	r0, #1
 8005bcc:	9000      	str	r0, [sp, #0]
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f001 fb41 	bl	8007256 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005bdc:	e03b      	b.n	8005c56 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	7b5b      	ldrb	r3, [r3, #13]
 8005be2:	4619      	mov	r1, r3
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f001 fe65 	bl	80078b4 <USBH_LL_GetURBState>
 8005bea:	4603      	mov	r3, r0
 8005bec:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005bee:	7afb      	ldrb	r3, [r7, #11]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d128      	bne.n	8005c46 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	8b12      	ldrh	r2, [r2, #24]
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d90e      	bls.n	8005c1e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	8b12      	ldrh	r2, [r2, #24]
 8005c08:	1a9a      	subs	r2, r3, r2
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	8b12      	ldrh	r2, [r2, #24]
 8005c16:	441a      	add	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	61da      	str	r2, [r3, #28]
 8005c1c:	e002      	b.n	8005c24 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d004      	beq.n	8005c36 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c34:	e00e      	b.n	8005c54 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f868 	bl	8005d14 <USBH_CDC_TransmitCallback>
      break;
 8005c44:	e006      	b.n	8005c54 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005c46:	7afb      	ldrb	r3, [r7, #11]
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d103      	bne.n	8005c54 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c54:	bf00      	nop
  }
}
 8005c56:	bf00      	nop
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b086      	sub	sp, #24
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005c70:	2300      	movs	r3, #0
 8005c72:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005c7a:	2b03      	cmp	r3, #3
 8005c7c:	d002      	beq.n	8005c84 <CDC_ProcessReception+0x26>
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d00e      	beq.n	8005ca0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005c82:	e043      	b.n	8005d0c <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	6a19      	ldr	r1, [r3, #32]
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	8b5a      	ldrh	r2, [r3, #26]
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	7b1b      	ldrb	r3, [r3, #12]
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f001 fb05 	bl	80072a0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2204      	movs	r2, #4
 8005c9a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005c9e:	e035      	b.n	8005d0c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	7b1b      	ldrb	r3, [r3, #12]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f001 fe04 	bl	80078b4 <USBH_LL_GetURBState>
 8005cac:	4603      	mov	r3, r0
 8005cae:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005cb0:	7cfb      	ldrb	r3, [r7, #19]
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d129      	bne.n	8005d0a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	7b1b      	ldrb	r3, [r3, #12]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f001 fd67 	bl	8007790 <USBH_LL_GetLastXferSize>
 8005cc2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d016      	beq.n	8005cfc <CDC_ProcessReception+0x9e>
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	8b5b      	ldrh	r3, [r3, #26]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d910      	bls.n	8005cfc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	1ad2      	subs	r2, r2, r3
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	6a1a      	ldr	r2, [r3, #32]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	441a      	add	r2, r3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2203      	movs	r2, #3
 8005cf6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005cfa:	e006      	b.n	8005d0a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 f80f 	bl	8005d28 <USBH_CDC_ReceiveCallback>
      break;
 8005d0a:	bf00      	nop
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005d64:	2302      	movs	r3, #2
 8005d66:	e029      	b.n	8005dbc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	79fa      	ldrb	r2, [r7, #7]
 8005d6c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f81f 	bl	8005dc4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f001 fc37 	bl	8007628 <USBH_LL_Init>

  return USBH_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e009      	b.n	8005dea <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	33e0      	adds	r3, #224	; 0xe0
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	2200      	movs	r2, #0
 8005de2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3301      	adds	r3, #1
 8005de8:	60fb      	str	r3, [r7, #12]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b0e      	cmp	r3, #14
 8005dee:	d9f2      	bls.n	8005dd6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005df0:	2300      	movs	r3, #0
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e009      	b.n	8005e0a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005e00:	2200      	movs	r2, #0
 8005e02:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	3301      	adds	r3, #1
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e10:	d3f1      	bcc.n	8005df6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2240      	movs	r2, #64	; 0x40
 8005e36:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005e76:	2300      	movs	r3, #0
 8005e78:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d016      	beq.n	8005eae <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10e      	bne.n	8005ea8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005e90:	1c59      	adds	r1, r3, #1
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	33de      	adds	r3, #222	; 0xde
 8005e9c:	6839      	ldr	r1, [r7, #0]
 8005e9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	73fb      	strb	r3, [r7, #15]
 8005ea6:	e004      	b.n	8005eb2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	73fb      	strb	r3, [r7, #15]
 8005eac:	e001      	b.n	8005eb2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005ed6:	78fa      	ldrb	r2, [r7, #3]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d204      	bcs.n	8005ee6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	78fa      	ldrb	r2, [r7, #3]
 8005ee0:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005ee4:	e001      	b.n	8005eea <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b087      	sub	sp, #28
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	4608      	mov	r0, r1
 8005f02:	4611      	mov	r1, r2
 8005f04:	461a      	mov	r2, r3
 8005f06:	4603      	mov	r3, r0
 8005f08:	70fb      	strb	r3, [r7, #3]
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	70bb      	strb	r3, [r7, #2]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005f12:	2300      	movs	r3, #0
 8005f14:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005f16:	2300      	movs	r3, #0
 8005f18:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005f20:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f22:	e025      	b.n	8005f70 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005f24:	7dfb      	ldrb	r3, [r7, #23]
 8005f26:	221a      	movs	r2, #26
 8005f28:	fb02 f303 	mul.w	r3, r2, r3
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	4413      	add	r3, r2
 8005f32:	3302      	adds	r3, #2
 8005f34:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	795b      	ldrb	r3, [r3, #5]
 8005f3a:	78fa      	ldrb	r2, [r7, #3]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d002      	beq.n	8005f46 <USBH_FindInterface+0x4e>
 8005f40:	78fb      	ldrb	r3, [r7, #3]
 8005f42:	2bff      	cmp	r3, #255	; 0xff
 8005f44:	d111      	bne.n	8005f6a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f4a:	78ba      	ldrb	r2, [r7, #2]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d002      	beq.n	8005f56 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f50:	78bb      	ldrb	r3, [r7, #2]
 8005f52:	2bff      	cmp	r3, #255	; 0xff
 8005f54:	d109      	bne.n	8005f6a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f5a:	787a      	ldrb	r2, [r7, #1]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d002      	beq.n	8005f66 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f60:	787b      	ldrb	r3, [r7, #1]
 8005f62:	2bff      	cmp	r3, #255	; 0xff
 8005f64:	d101      	bne.n	8005f6a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005f66:	7dfb      	ldrb	r3, [r7, #23]
 8005f68:	e006      	b.n	8005f78 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005f6a:	7dfb      	ldrb	r3, [r7, #23]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f70:	7dfb      	ldrb	r3, [r7, #23]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d9d6      	bls.n	8005f24 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005f76:	23ff      	movs	r3, #255	; 0xff
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	371c      	adds	r7, #28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f001 fb87 	bl	80076a0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005f92:	2101      	movs	r1, #1
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f001 fca0 	bl	80078da <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b088      	sub	sp, #32
 8005fa8:	af04      	add	r7, sp, #16
 8005faa:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005fac:	2302      	movs	r3, #2
 8005fae:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d102      	bne.n	8005fc6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2203      	movs	r2, #3
 8005fc4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b0b      	cmp	r3, #11
 8005fce:	f200 81b3 	bhi.w	8006338 <USBH_Process+0x394>
 8005fd2:	a201      	add	r2, pc, #4	; (adr r2, 8005fd8 <USBH_Process+0x34>)
 8005fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd8:	08006009 	.word	0x08006009
 8005fdc:	0800603b 	.word	0x0800603b
 8005fe0:	080060a3 	.word	0x080060a3
 8005fe4:	080062d3 	.word	0x080062d3
 8005fe8:	08006339 	.word	0x08006339
 8005fec:	08006147 	.word	0x08006147
 8005ff0:	08006279 	.word	0x08006279
 8005ff4:	0800617d 	.word	0x0800617d
 8005ff8:	0800619d 	.word	0x0800619d
 8005ffc:	080061bd 	.word	0x080061bd
 8006000:	080061eb 	.word	0x080061eb
 8006004:	080062bb 	.word	0x080062bb
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 8193 	beq.w	800633c <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800601c:	20c8      	movs	r0, #200	; 0xc8
 800601e:	f001 fca3 	bl	8007968 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f001 fb99 	bl	800775a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006038:	e180      	b.n	800633c <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006040:	2b01      	cmp	r3, #1
 8006042:	d107      	bne.n	8006054 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006052:	e182      	b.n	800635a <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800605a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800605e:	d914      	bls.n	800608a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006066:	3301      	adds	r3, #1
 8006068:	b2da      	uxtb	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006076:	2b03      	cmp	r3, #3
 8006078:	d903      	bls.n	8006082 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	220d      	movs	r2, #13
 800607e:	701a      	strb	r2, [r3, #0]
      break;
 8006080:	e16b      	b.n	800635a <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	701a      	strb	r2, [r3, #0]
      break;
 8006088:	e167      	b.n	800635a <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006090:	f103 020a 	add.w	r2, r3, #10
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800609a:	200a      	movs	r0, #10
 800609c:	f001 fc64 	bl	8007968 <USBH_Delay>
      break;
 80060a0:	e15b      	b.n	800635a <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d005      	beq.n	80060b8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060b2:	2104      	movs	r1, #4
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80060b8:	2064      	movs	r0, #100	; 0x64
 80060ba:	f001 fc55 	bl	8007968 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f001 fb24 	bl	800770c <USBH_LL_GetSpeed>
 80060c4:	4603      	mov	r3, r0
 80060c6:	461a      	mov	r2, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2205      	movs	r2, #5
 80060d2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80060d4:	2100      	movs	r1, #0
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f001 f92f 	bl	800733a <USBH_AllocPipe>
 80060dc:	4603      	mov	r3, r0
 80060de:	461a      	mov	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80060e4:	2180      	movs	r1, #128	; 0x80
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f001 f927 	bl	800733a <USBH_AllocPipe>
 80060ec:	4603      	mov	r3, r0
 80060ee:	461a      	mov	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	7919      	ldrb	r1, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006108:	b292      	uxth	r2, r2
 800610a:	9202      	str	r2, [sp, #8]
 800610c:	2200      	movs	r2, #0
 800610e:	9201      	str	r2, [sp, #4]
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	4603      	mov	r3, r0
 8006114:	2280      	movs	r2, #128	; 0x80
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f001 f8e0 	bl	80072dc <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	7959      	ldrb	r1, [r3, #5]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006130:	b292      	uxth	r2, r2
 8006132:	9202      	str	r2, [sp, #8]
 8006134:	2200      	movs	r2, #0
 8006136:	9201      	str	r2, [sp, #4]
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	4603      	mov	r3, r0
 800613c:	2200      	movs	r2, #0
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f001 f8cc 	bl	80072dc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006144:	e109      	b.n	800635a <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f90c 	bl	8006364 <USBH_HandleEnum>
 800614c:	4603      	mov	r3, r0
 800614e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006150:	7bbb      	ldrb	r3, [r7, #14]
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	f040 80f3 	bne.w	8006340 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006168:	2b01      	cmp	r3, #1
 800616a:	d103      	bne.n	8006174 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2208      	movs	r2, #8
 8006170:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006172:	e0e5      	b.n	8006340 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2207      	movs	r2, #7
 8006178:	701a      	strb	r2, [r3, #0]
      break;
 800617a:	e0e1      	b.n	8006340 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80de 	beq.w	8006344 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800618e:	2101      	movs	r1, #1
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2208      	movs	r2, #8
 8006198:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800619a:	e0d3      	b.n	8006344 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	4619      	mov	r1, r3
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 fc20 	bl	80069ec <USBH_SetCfg>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f040 80ca 	bne.w	8006348 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2209      	movs	r2, #9
 80061b8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061ba:	e0c5      	b.n	8006348 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00b      	beq.n	80061e2 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80061ca:	2101      	movs	r1, #1
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 fc30 	bl	8006a32 <USBH_SetFeature>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f040 80b9 	bne.w	800634c <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	220a      	movs	r2, #10
 80061de:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061e0:	e0b4      	b.n	800634c <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	220a      	movs	r2, #10
 80061e6:	701a      	strb	r2, [r3, #0]
      break;
 80061e8:	e0b0      	b.n	800634c <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 80ad 	beq.w	8006350 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80061fe:	2300      	movs	r3, #0
 8006200:	73fb      	strb	r3, [r7, #15]
 8006202:	e016      	b.n	8006232 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006204:	7bfa      	ldrb	r2, [r7, #15]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	32de      	adds	r2, #222	; 0xde
 800620a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800620e:	791a      	ldrb	r2, [r3, #4]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006216:	429a      	cmp	r2, r3
 8006218:	d108      	bne.n	800622c <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800621a:	7bfa      	ldrb	r2, [r7, #15]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	32de      	adds	r2, #222	; 0xde
 8006220:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800622a:	e005      	b.n	8006238 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	3301      	adds	r3, #1
 8006230:	73fb      	strb	r3, [r7, #15]
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0e5      	beq.n	8006204 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800623e:	2b00      	cmp	r3, #0
 8006240:	d016      	beq.n	8006270 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	4798      	blx	r3
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d109      	bne.n	8006268 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2206      	movs	r2, #6
 8006258:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006260:	2103      	movs	r1, #3
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006266:	e073      	b.n	8006350 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	220d      	movs	r2, #13
 800626c:	701a      	strb	r2, [r3, #0]
      break;
 800626e:	e06f      	b.n	8006350 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	220d      	movs	r2, #13
 8006274:	701a      	strb	r2, [r3, #0]
      break;
 8006276:	e06b      	b.n	8006350 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800627e:	2b00      	cmp	r3, #0
 8006280:	d017      	beq.n	80062b2 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	4798      	blx	r3
 800628e:	4603      	mov	r3, r0
 8006290:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006292:	7bbb      	ldrb	r3, [r7, #14]
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d103      	bne.n	80062a2 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	220b      	movs	r2, #11
 800629e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80062a0:	e058      	b.n	8006354 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80062a2:	7bbb      	ldrb	r3, [r7, #14]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d154      	bne.n	8006354 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	220d      	movs	r2, #13
 80062ae:	701a      	strb	r2, [r3, #0]
      break;
 80062b0:	e050      	b.n	8006354 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	220d      	movs	r2, #13
 80062b6:	701a      	strb	r2, [r3, #0]
      break;
 80062b8:	e04c      	b.n	8006354 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d049      	beq.n	8006358 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	4798      	blx	r3
      }
      break;
 80062d0:	e042      	b.n	8006358 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7ff fd72 	bl	8005dc4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d009      	beq.n	80062fe <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006304:	2b00      	cmp	r3, #0
 8006306:	d005      	beq.n	8006314 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800630e:	2105      	movs	r1, #5
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800631a:	b2db      	uxtb	r3, r3
 800631c:	2b01      	cmp	r3, #1
 800631e:	d107      	bne.n	8006330 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff fe2b 	bl	8005f84 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800632e:	e014      	b.n	800635a <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f001 f9b5 	bl	80076a0 <USBH_LL_Start>
      break;
 8006336:	e010      	b.n	800635a <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006338:	bf00      	nop
 800633a:	e00e      	b.n	800635a <USBH_Process+0x3b6>
      break;
 800633c:	bf00      	nop
 800633e:	e00c      	b.n	800635a <USBH_Process+0x3b6>
      break;
 8006340:	bf00      	nop
 8006342:	e00a      	b.n	800635a <USBH_Process+0x3b6>
    break;
 8006344:	bf00      	nop
 8006346:	e008      	b.n	800635a <USBH_Process+0x3b6>
      break;
 8006348:	bf00      	nop
 800634a:	e006      	b.n	800635a <USBH_Process+0x3b6>
      break;
 800634c:	bf00      	nop
 800634e:	e004      	b.n	800635a <USBH_Process+0x3b6>
      break;
 8006350:	bf00      	nop
 8006352:	e002      	b.n	800635a <USBH_Process+0x3b6>
      break;
 8006354:	bf00      	nop
 8006356:	e000      	b.n	800635a <USBH_Process+0x3b6>
      break;
 8006358:	bf00      	nop
  }
  return USBH_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3710      	adds	r7, #16
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af04      	add	r7, sp, #16
 800636a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800636c:	2301      	movs	r3, #1
 800636e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006370:	2301      	movs	r3, #1
 8006372:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	785b      	ldrb	r3, [r3, #1]
 8006378:	2b07      	cmp	r3, #7
 800637a:	f200 81c1 	bhi.w	8006700 <USBH_HandleEnum+0x39c>
 800637e:	a201      	add	r2, pc, #4	; (adr r2, 8006384 <USBH_HandleEnum+0x20>)
 8006380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006384:	080063a5 	.word	0x080063a5
 8006388:	08006463 	.word	0x08006463
 800638c:	080064cd 	.word	0x080064cd
 8006390:	0800655b 	.word	0x0800655b
 8006394:	080065c5 	.word	0x080065c5
 8006398:	08006635 	.word	0x08006635
 800639c:	0800667b 	.word	0x0800667b
 80063a0:	080066c1 	.word	0x080066c1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80063a4:	2108      	movs	r1, #8
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa50 	bl	800684c <USBH_Get_DevDesc>
 80063ac:	4603      	mov	r3, r0
 80063ae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063b0:	7bbb      	ldrb	r3, [r7, #14]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d130      	bne.n	8006418 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	7919      	ldrb	r1, [r3, #4]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063da:	b292      	uxth	r2, r2
 80063dc:	9202      	str	r2, [sp, #8]
 80063de:	2200      	movs	r2, #0
 80063e0:	9201      	str	r2, [sp, #4]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	4603      	mov	r3, r0
 80063e6:	2280      	movs	r2, #128	; 0x80
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 ff77 	bl	80072dc <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	7959      	ldrb	r1, [r3, #5]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006402:	b292      	uxth	r2, r2
 8006404:	9202      	str	r2, [sp, #8]
 8006406:	2200      	movs	r2, #0
 8006408:	9201      	str	r2, [sp, #4]
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	4603      	mov	r3, r0
 800640e:	2200      	movs	r2, #0
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 ff63 	bl	80072dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006416:	e175      	b.n	8006704 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006418:	7bbb      	ldrb	r3, [r7, #14]
 800641a:	2b03      	cmp	r3, #3
 800641c:	f040 8172 	bne.w	8006704 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006426:	3301      	adds	r3, #1
 8006428:	b2da      	uxtb	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006436:	2b03      	cmp	r3, #3
 8006438:	d903      	bls.n	8006442 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	220d      	movs	r2, #13
 800643e:	701a      	strb	r2, [r3, #0]
      break;
 8006440:	e160      	b.n	8006704 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	795b      	ldrb	r3, [r3, #5]
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 ff97 	bl	800737c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	791b      	ldrb	r3, [r3, #4]
 8006452:	4619      	mov	r1, r3
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 ff91 	bl	800737c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	701a      	strb	r2, [r3, #0]
      break;
 8006460:	e150      	b.n	8006704 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006462:	2112      	movs	r1, #18
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f9f1 	bl	800684c <USBH_Get_DevDesc>
 800646a:	4603      	mov	r3, r0
 800646c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800646e:	7bbb      	ldrb	r3, [r7, #14]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d103      	bne.n	800647c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800647a:	e145      	b.n	8006708 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800647c:	7bbb      	ldrb	r3, [r7, #14]
 800647e:	2b03      	cmp	r3, #3
 8006480:	f040 8142 	bne.w	8006708 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800648a:	3301      	adds	r3, #1
 800648c:	b2da      	uxtb	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800649a:	2b03      	cmp	r3, #3
 800649c:	d903      	bls.n	80064a6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	220d      	movs	r2, #13
 80064a2:	701a      	strb	r2, [r3, #0]
      break;
 80064a4:	e130      	b.n	8006708 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	795b      	ldrb	r3, [r3, #5]
 80064aa:	4619      	mov	r1, r3
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 ff65 	bl	800737c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	791b      	ldrb	r3, [r3, #4]
 80064b6:	4619      	mov	r1, r3
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 ff5f 	bl	800737c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	701a      	strb	r2, [r3, #0]
      break;
 80064ca:	e11d      	b.n	8006708 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80064cc:	2101      	movs	r1, #1
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fa68 	bl	80069a4 <USBH_SetAddress>
 80064d4:	4603      	mov	r3, r0
 80064d6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064d8:	7bbb      	ldrb	r3, [r7, #14]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d132      	bne.n	8006544 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80064de:	2002      	movs	r0, #2
 80064e0:	f001 fa42 	bl	8007968 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2203      	movs	r2, #3
 80064f0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7919      	ldrb	r1, [r3, #4]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006506:	b292      	uxth	r2, r2
 8006508:	9202      	str	r2, [sp, #8]
 800650a:	2200      	movs	r2, #0
 800650c:	9201      	str	r2, [sp, #4]
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	4603      	mov	r3, r0
 8006512:	2280      	movs	r2, #128	; 0x80
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fee1 	bl	80072dc <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	7959      	ldrb	r1, [r3, #5]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800652e:	b292      	uxth	r2, r2
 8006530:	9202      	str	r2, [sp, #8]
 8006532:	2200      	movs	r2, #0
 8006534:	9201      	str	r2, [sp, #4]
 8006536:	9300      	str	r3, [sp, #0]
 8006538:	4603      	mov	r3, r0
 800653a:	2200      	movs	r2, #0
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 fecd 	bl	80072dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006542:	e0e3      	b.n	800670c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006544:	7bbb      	ldrb	r3, [r7, #14]
 8006546:	2b03      	cmp	r3, #3
 8006548:	f040 80e0 	bne.w	800670c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	220d      	movs	r2, #13
 8006550:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	705a      	strb	r2, [r3, #1]
      break;
 8006558:	e0d8      	b.n	800670c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800655a:	2109      	movs	r1, #9
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 f99d 	bl	800689c <USBH_Get_CfgDesc>
 8006562:	4603      	mov	r3, r0
 8006564:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006566:	7bbb      	ldrb	r3, [r7, #14]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d103      	bne.n	8006574 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2204      	movs	r2, #4
 8006570:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006572:	e0cd      	b.n	8006710 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006574:	7bbb      	ldrb	r3, [r7, #14]
 8006576:	2b03      	cmp	r3, #3
 8006578:	f040 80ca 	bne.w	8006710 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006582:	3301      	adds	r3, #1
 8006584:	b2da      	uxtb	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006592:	2b03      	cmp	r3, #3
 8006594:	d903      	bls.n	800659e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	220d      	movs	r2, #13
 800659a:	701a      	strb	r2, [r3, #0]
      break;
 800659c:	e0b8      	b.n	8006710 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	795b      	ldrb	r3, [r3, #5]
 80065a2:	4619      	mov	r1, r3
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 fee9 	bl	800737c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	791b      	ldrb	r3, [r3, #4]
 80065ae:	4619      	mov	r1, r3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f000 fee3 	bl	800737c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	701a      	strb	r2, [r3, #0]
      break;
 80065c2:	e0a5      	b.n	8006710 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80065ca:	4619      	mov	r1, r3
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 f965 	bl	800689c <USBH_Get_CfgDesc>
 80065d2:	4603      	mov	r3, r0
 80065d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80065d6:	7bbb      	ldrb	r3, [r7, #14]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d103      	bne.n	80065e4 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2205      	movs	r2, #5
 80065e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80065e2:	e097      	b.n	8006714 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065e4:	7bbb      	ldrb	r3, [r7, #14]
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	f040 8094 	bne.w	8006714 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80065f2:	3301      	adds	r3, #1
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006602:	2b03      	cmp	r3, #3
 8006604:	d903      	bls.n	800660e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	220d      	movs	r2, #13
 800660a:	701a      	strb	r2, [r3, #0]
      break;
 800660c:	e082      	b.n	8006714 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	795b      	ldrb	r3, [r3, #5]
 8006612:	4619      	mov	r1, r3
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 feb1 	bl	800737c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	791b      	ldrb	r3, [r3, #4]
 800661e:	4619      	mov	r1, r3
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 feab 	bl	800737c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	701a      	strb	r2, [r3, #0]
      break;
 8006632:	e06f      	b.n	8006714 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800663a:	2b00      	cmp	r3, #0
 800663c:	d019      	beq.n	8006672 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800664a:	23ff      	movs	r3, #255	; 0xff
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 f949 	bl	80068e4 <USBH_Get_StringDesc>
 8006652:	4603      	mov	r3, r0
 8006654:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006656:	7bbb      	ldrb	r3, [r7, #14]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d103      	bne.n	8006664 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2206      	movs	r2, #6
 8006660:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006662:	e059      	b.n	8006718 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006664:	7bbb      	ldrb	r3, [r7, #14]
 8006666:	2b03      	cmp	r3, #3
 8006668:	d156      	bne.n	8006718 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2206      	movs	r2, #6
 800666e:	705a      	strb	r2, [r3, #1]
      break;
 8006670:	e052      	b.n	8006718 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2206      	movs	r2, #6
 8006676:	705a      	strb	r2, [r3, #1]
      break;
 8006678:	e04e      	b.n	8006718 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006680:	2b00      	cmp	r3, #0
 8006682:	d019      	beq.n	80066b8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006690:	23ff      	movs	r3, #255	; 0xff
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 f926 	bl	80068e4 <USBH_Get_StringDesc>
 8006698:	4603      	mov	r3, r0
 800669a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800669c:	7bbb      	ldrb	r3, [r7, #14]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d103      	bne.n	80066aa <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2207      	movs	r2, #7
 80066a6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80066a8:	e038      	b.n	800671c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066aa:	7bbb      	ldrb	r3, [r7, #14]
 80066ac:	2b03      	cmp	r3, #3
 80066ae:	d135      	bne.n	800671c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2207      	movs	r2, #7
 80066b4:	705a      	strb	r2, [r3, #1]
      break;
 80066b6:	e031      	b.n	800671c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2207      	movs	r2, #7
 80066bc:	705a      	strb	r2, [r3, #1]
      break;
 80066be:	e02d      	b.n	800671c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d017      	beq.n	80066fa <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066d6:	23ff      	movs	r3, #255	; 0xff
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 f903 	bl	80068e4 <USBH_Get_StringDesc>
 80066de:	4603      	mov	r3, r0
 80066e0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066e2:	7bbb      	ldrb	r3, [r7, #14]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d102      	bne.n	80066ee <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80066e8:	2300      	movs	r3, #0
 80066ea:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80066ec:	e018      	b.n	8006720 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066ee:	7bbb      	ldrb	r3, [r7, #14]
 80066f0:	2b03      	cmp	r3, #3
 80066f2:	d115      	bne.n	8006720 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80066f4:	2300      	movs	r3, #0
 80066f6:	73fb      	strb	r3, [r7, #15]
      break;
 80066f8:	e012      	b.n	8006720 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80066fa:	2300      	movs	r3, #0
 80066fc:	73fb      	strb	r3, [r7, #15]
      break;
 80066fe:	e00f      	b.n	8006720 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006700:	bf00      	nop
 8006702:	e00e      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006704:	bf00      	nop
 8006706:	e00c      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006708:	bf00      	nop
 800670a:	e00a      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 800670c:	bf00      	nop
 800670e:	e008      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006710:	bf00      	nop
 8006712:	e006      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006714:	bf00      	nop
 8006716:	e004      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006718:	bf00      	nop
 800671a:	e002      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 800671c:	bf00      	nop
 800671e:	e000      	b.n	8006722 <USBH_HandleEnum+0x3be>
      break;
 8006720:	bf00      	nop
  }
  return Status;
 8006722:	7bfb      	ldrb	r3, [r7, #15]
}
 8006724:	4618      	mov	r0, r3
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b082      	sub	sp, #8
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006758:	1c5a      	adds	r2, r3, #1
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f804 	bl	800676e <USBH_HandleSof>
}
 8006766:	bf00      	nop
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b0b      	cmp	r3, #11
 800677e:	d10a      	bne.n	8006796 <USBH_HandleSof+0x28>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006786:	2b00      	cmp	r3, #0
 8006788:	d005      	beq.n	8006796 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	4798      	blx	r3
  }
}
 8006796:	bf00      	nop
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800679e:	b480      	push	{r7}
 80067a0:	b083      	sub	sp, #12
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80067ae:	bf00      	nop
}
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80067ba:	b480      	push	{r7}
 80067bc:	b083      	sub	sp, #12
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80067ca:	bf00      	nop
}
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b083      	sub	sp, #12
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2201      	movs	r2, #1
 80067e2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 ff56 	bl	80076d6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	791b      	ldrb	r3, [r3, #4]
 800682e:	4619      	mov	r1, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fda3 	bl	800737c <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	795b      	ldrb	r3, [r3, #5]
 800683a:	4619      	mov	r1, r3
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fd9d 	bl	800737c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006842:	2300      	movs	r3, #0
}
 8006844:	4618      	mov	r0, r3
 8006846:	3708      	adds	r7, #8
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af02      	add	r7, sp, #8
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	460b      	mov	r3, r1
 8006856:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800685e:	78fb      	ldrb	r3, [r7, #3]
 8006860:	b29b      	uxth	r3, r3
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	f44f 7280 	mov.w	r2, #256	; 0x100
 800686a:	2100      	movs	r1, #0
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f864 	bl	800693a <USBH_GetDescriptor>
 8006872:	4603      	mov	r3, r0
 8006874:	73fb      	strb	r3, [r7, #15]
 8006876:	7bfb      	ldrb	r3, [r7, #15]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006888:	78fa      	ldrb	r2, [r7, #3]
 800688a:	b292      	uxth	r2, r2
 800688c:	4619      	mov	r1, r3
 800688e:	f000 f918 	bl	8006ac2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006892:	7bfb      	ldrb	r3, [r7, #15]
}
 8006894:	4618      	mov	r0, r3
 8006896:	3710      	adds	r7, #16
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af02      	add	r7, sp, #8
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	460b      	mov	r3, r1
 80068a6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	331c      	adds	r3, #28
 80068ac:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80068ae:	887b      	ldrh	r3, [r7, #2]
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068b8:	2100      	movs	r1, #0
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f83d 	bl	800693a <USBH_GetDescriptor>
 80068c0:	4603      	mov	r3, r0
 80068c2:	72fb      	strb	r3, [r7, #11]
 80068c4:	7afb      	ldrb	r3, [r7, #11]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d107      	bne.n	80068da <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80068d0:	887a      	ldrh	r2, [r7, #2]
 80068d2:	68f9      	ldr	r1, [r7, #12]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f000 f964 	bl	8006ba2 <USBH_ParseCfgDesc>
  }

  return status;
 80068da:	7afb      	ldrb	r3, [r7, #11]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af02      	add	r7, sp, #8
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	607a      	str	r2, [r7, #4]
 80068ee:	461a      	mov	r2, r3
 80068f0:	460b      	mov	r3, r1
 80068f2:	72fb      	strb	r3, [r7, #11]
 80068f4:	4613      	mov	r3, r2
 80068f6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80068f8:	7afb      	ldrb	r3, [r7, #11]
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006900:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006908:	893b      	ldrh	r3, [r7, #8]
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	460b      	mov	r3, r1
 800690e:	2100      	movs	r1, #0
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f812 	bl	800693a <USBH_GetDescriptor>
 8006916:	4603      	mov	r3, r0
 8006918:	75fb      	strb	r3, [r7, #23]
 800691a:	7dfb      	ldrb	r3, [r7, #23]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d107      	bne.n	8006930 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006926:	893a      	ldrh	r2, [r7, #8]
 8006928:	6879      	ldr	r1, [r7, #4]
 800692a:	4618      	mov	r0, r3
 800692c:	f000 fa37 	bl	8006d9e <USBH_ParseStringDesc>
  }

  return status;
 8006930:	7dfb      	ldrb	r3, [r7, #23]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b084      	sub	sp, #16
 800693e:	af00      	add	r7, sp, #0
 8006940:	60f8      	str	r0, [r7, #12]
 8006942:	607b      	str	r3, [r7, #4]
 8006944:	460b      	mov	r3, r1
 8006946:	72fb      	strb	r3, [r7, #11]
 8006948:	4613      	mov	r3, r2
 800694a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	789b      	ldrb	r3, [r3, #2]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d11c      	bne.n	800698e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006954:	7afb      	ldrb	r3, [r7, #11]
 8006956:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800695a:	b2da      	uxtb	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2206      	movs	r2, #6
 8006964:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	893a      	ldrh	r2, [r7, #8]
 800696a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800696c:	893b      	ldrh	r3, [r7, #8]
 800696e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006972:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006976:	d104      	bne.n	8006982 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f240 4209 	movw	r2, #1033	; 0x409
 800697e:	829a      	strh	r2, [r3, #20]
 8006980:	e002      	b.n	8006988 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8b3a      	ldrh	r2, [r7, #24]
 800698c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800698e:	8b3b      	ldrh	r3, [r7, #24]
 8006990:	461a      	mov	r2, r3
 8006992:	6879      	ldr	r1, [r7, #4]
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 fa50 	bl	8006e3a <USBH_CtlReq>
 800699a:	4603      	mov	r3, r0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	460b      	mov	r3, r1
 80069ae:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	789b      	ldrb	r3, [r3, #2]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d10f      	bne.n	80069d8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2205      	movs	r2, #5
 80069c2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80069c4:	78fb      	ldrb	r3, [r7, #3]
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80069d8:	2200      	movs	r2, #0
 80069da:	2100      	movs	r1, #0
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fa2c 	bl	8006e3a <USBH_CtlReq>
 80069e2:	4603      	mov	r3, r0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	460b      	mov	r3, r1
 80069f6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	789b      	ldrb	r3, [r3, #2]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d10e      	bne.n	8006a1e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2209      	movs	r2, #9
 8006a0a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	887a      	ldrh	r2, [r7, #2]
 8006a10:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2100      	movs	r1, #0
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 fa09 	bl	8006e3a <USBH_CtlReq>
 8006a28:	4603      	mov	r3, r0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b082      	sub	sp, #8
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	789b      	ldrb	r3, [r3, #2]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d10f      	bne.n	8006a66 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2203      	movs	r2, #3
 8006a50:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006a52:	78fb      	ldrb	r3, [r7, #3]
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a66:	2200      	movs	r2, #0
 8006a68:	2100      	movs	r1, #0
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 f9e5 	bl	8006e3a <USBH_CtlReq>
 8006a70:	4603      	mov	r3, r0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b082      	sub	sp, #8
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
 8006a82:	460b      	mov	r3, r1
 8006a84:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	789b      	ldrb	r3, [r3, #2]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d10f      	bne.n	8006aae <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2202      	movs	r2, #2
 8006a92:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006aa0:	78fb      	ldrb	r3, [r7, #3]
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006aae:	2200      	movs	r2, #0
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f9c1 	bl	8006e3a <USBH_CtlReq>
 8006ab8:	4603      	mov	r3, r0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	60f8      	str	r0, [r7, #12]
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	4613      	mov	r3, r2
 8006ace:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	781a      	ldrb	r2, [r3, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	785a      	ldrb	r2, [r3, #1]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	3303      	adds	r3, #3
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	4313      	orrs	r3, r2
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	791a      	ldrb	r2, [r3, #4]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	795a      	ldrb	r2, [r3, #5]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	799a      	ldrb	r2, [r3, #6]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	79da      	ldrb	r2, [r3, #7]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006b1c:	88fb      	ldrh	r3, [r7, #6]
 8006b1e:	2b08      	cmp	r3, #8
 8006b20:	d939      	bls.n	8006b96 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	3308      	adds	r3, #8
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	3309      	adds	r3, #9
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4313      	orrs	r3, r2
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	330a      	adds	r3, #10
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	330b      	adds	r3, #11
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	021b      	lsls	r3, r3, #8
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	4313      	orrs	r3, r2
 8006b54:	b29a      	uxth	r2, r3
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	330c      	adds	r3, #12
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	330d      	adds	r3, #13
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	021b      	lsls	r3, r3, #8
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	7b9a      	ldrb	r2, [r3, #14]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	7bda      	ldrb	r2, [r3, #15]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	7c1a      	ldrb	r2, [r3, #16]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	7c5a      	ldrb	r2, [r3, #17]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	745a      	strb	r2, [r3, #17]
  }
}
 8006b96:	bf00      	nop
 8006b98:	3714      	adds	r7, #20
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b08a      	sub	sp, #40	; 0x28
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	60f8      	str	r0, [r7, #12]
 8006baa:	60b9      	str	r1, [r7, #8]
 8006bac:	4613      	mov	r3, r2
 8006bae:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	781a      	ldrb	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	785a      	ldrb	r2, [r3, #1]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	3302      	adds	r3, #2
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	3303      	adds	r3, #3
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	4313      	orrs	r3, r2
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	791a      	ldrb	r2, [r3, #4]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	795a      	ldrb	r2, [r3, #5]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	799a      	ldrb	r2, [r3, #6]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	79da      	ldrb	r2, [r3, #7]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	7a1a      	ldrb	r2, [r3, #8]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006c18:	88fb      	ldrh	r3, [r7, #6]
 8006c1a:	2b09      	cmp	r3, #9
 8006c1c:	d95f      	bls.n	8006cde <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006c1e:	2309      	movs	r3, #9
 8006c20:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006c22:	2300      	movs	r3, #0
 8006c24:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006c26:	e051      	b.n	8006ccc <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c28:	f107 0316 	add.w	r3, r7, #22
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c30:	f000 f8e8 	bl	8006e04 <USBH_GetNextDesc>
 8006c34:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c38:	785b      	ldrb	r3, [r3, #1]
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d146      	bne.n	8006ccc <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006c3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c42:	221a      	movs	r2, #26
 8006c44:	fb02 f303 	mul.w	r3, r2, r3
 8006c48:	3308      	adds	r3, #8
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	3302      	adds	r3, #2
 8006c50:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006c52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c54:	69f8      	ldr	r0, [r7, #28]
 8006c56:	f000 f846 	bl	8006ce6 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006c60:	2300      	movs	r3, #0
 8006c62:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006c64:	e022      	b.n	8006cac <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c66:	f107 0316 	add.w	r3, r7, #22
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c6e:	f000 f8c9 	bl	8006e04 <USBH_GetNextDesc>
 8006c72:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	785b      	ldrb	r3, [r3, #1]
 8006c78:	2b05      	cmp	r3, #5
 8006c7a:	d117      	bne.n	8006cac <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c80:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006c84:	3201      	adds	r2, #1
 8006c86:	00d2      	lsls	r2, r2, #3
 8006c88:	211a      	movs	r1, #26
 8006c8a:	fb01 f303 	mul.w	r3, r1, r3
 8006c8e:	4413      	add	r3, r2
 8006c90:	3308      	adds	r3, #8
 8006c92:	68fa      	ldr	r2, [r7, #12]
 8006c94:	4413      	add	r3, r2
 8006c96:	3304      	adds	r3, #4
 8006c98:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006c9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c9c:	69b8      	ldr	r0, [r7, #24]
 8006c9e:	f000 f851 	bl	8006d44 <USBH_ParseEPDesc>
            ep_ix++;
 8006ca2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	791b      	ldrb	r3, [r3, #4]
 8006cb0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d204      	bcs.n	8006cc2 <USBH_ParseCfgDesc+0x120>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	885a      	ldrh	r2, [r3, #2]
 8006cbc:	8afb      	ldrh	r3, [r7, #22]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d8d1      	bhi.n	8006c66 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006cc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006ccc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d804      	bhi.n	8006cde <USBH_ParseCfgDesc+0x13c>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	885a      	ldrh	r2, [r3, #2]
 8006cd8:	8afb      	ldrh	r3, [r7, #22]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d8a4      	bhi.n	8006c28 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006cde:	bf00      	nop
 8006ce0:	3728      	adds	r7, #40	; 0x28
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b083      	sub	sp, #12
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	781a      	ldrb	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	785a      	ldrb	r2, [r3, #1]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	789a      	ldrb	r2, [r3, #2]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	78da      	ldrb	r2, [r3, #3]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	791a      	ldrb	r2, [r3, #4]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	795a      	ldrb	r2, [r3, #5]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	799a      	ldrb	r2, [r3, #6]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	79da      	ldrb	r2, [r3, #7]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	7a1a      	ldrb	r2, [r3, #8]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	721a      	strb	r2, [r3, #8]
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	781a      	ldrb	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	785a      	ldrb	r2, [r3, #1]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	789a      	ldrb	r2, [r3, #2]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	78da      	ldrb	r2, [r3, #3]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	3304      	adds	r3, #4
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	3305      	adds	r3, #5
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	021b      	lsls	r3, r3, #8
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	4313      	orrs	r3, r2
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	799a      	ldrb	r2, [r3, #6]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	719a      	strb	r2, [r3, #6]
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr

08006d9e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b087      	sub	sp, #28
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	60f8      	str	r0, [r7, #12]
 8006da6:	60b9      	str	r1, [r7, #8]
 8006da8:	4613      	mov	r3, r2
 8006daa:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	3301      	adds	r3, #1
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	2b03      	cmp	r3, #3
 8006db4:	d120      	bne.n	8006df8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	1e9a      	subs	r2, r3, #2
 8006dbc:	88fb      	ldrh	r3, [r7, #6]
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	bf28      	it	cs
 8006dc2:	4613      	movcs	r3, r2
 8006dc4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	3302      	adds	r3, #2
 8006dca:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006dcc:	2300      	movs	r3, #0
 8006dce:	82fb      	strh	r3, [r7, #22]
 8006dd0:	e00b      	b.n	8006dea <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006dd2:	8afb      	ldrh	r3, [r7, #22]
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	4413      	add	r3, r2
 8006dd8:	781a      	ldrb	r2, [r3, #0]
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	3301      	adds	r3, #1
 8006de2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006de4:	8afb      	ldrh	r3, [r7, #22]
 8006de6:	3302      	adds	r3, #2
 8006de8:	82fb      	strh	r3, [r7, #22]
 8006dea:	8afa      	ldrh	r2, [r7, #22]
 8006dec:	8abb      	ldrh	r3, [r7, #20]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d3ef      	bcc.n	8006dd2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	2200      	movs	r2, #0
 8006df6:	701a      	strb	r2, [r3, #0]
  }
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	881a      	ldrh	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	4413      	add	r3, r2
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4413      	add	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b086      	sub	sp, #24
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	60f8      	str	r0, [r7, #12]
 8006e42:	60b9      	str	r1, [r7, #8]
 8006e44:	4613      	mov	r3, r2
 8006e46:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	789b      	ldrb	r3, [r3, #2]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d002      	beq.n	8006e5a <USBH_CtlReq+0x20>
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d00f      	beq.n	8006e78 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006e58:	e027      	b.n	8006eaa <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	88fa      	ldrh	r2, [r7, #6]
 8006e64:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006e72:	2301      	movs	r3, #1
 8006e74:	75fb      	strb	r3, [r7, #23]
      break;
 8006e76:	e018      	b.n	8006eaa <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f000 f81b 	bl	8006eb4 <USBH_HandleControl>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006e82:	7dfb      	ldrb	r3, [r7, #23]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <USBH_CtlReq+0x54>
 8006e88:	7dfb      	ldrb	r3, [r7, #23]
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	d106      	bne.n	8006e9c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2201      	movs	r2, #1
 8006e92:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	761a      	strb	r2, [r3, #24]
      break;
 8006e9a:	e005      	b.n	8006ea8 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006e9c:	7dfb      	ldrb	r3, [r7, #23]
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d102      	bne.n	8006ea8 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	709a      	strb	r2, [r3, #2]
      break;
 8006ea8:	bf00      	nop
  }
  return status;
 8006eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3718      	adds	r7, #24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af02      	add	r7, sp, #8
 8006eba:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	7e1b      	ldrb	r3, [r3, #24]
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	2b0a      	cmp	r3, #10
 8006ecc:	f200 8156 	bhi.w	800717c <USBH_HandleControl+0x2c8>
 8006ed0:	a201      	add	r2, pc, #4	; (adr r2, 8006ed8 <USBH_HandleControl+0x24>)
 8006ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed6:	bf00      	nop
 8006ed8:	08006f05 	.word	0x08006f05
 8006edc:	08006f1f 	.word	0x08006f1f
 8006ee0:	08006f89 	.word	0x08006f89
 8006ee4:	08006faf 	.word	0x08006faf
 8006ee8:	08006fe7 	.word	0x08006fe7
 8006eec:	08007011 	.word	0x08007011
 8006ef0:	08007063 	.word	0x08007063
 8006ef4:	08007085 	.word	0x08007085
 8006ef8:	080070c1 	.word	0x080070c1
 8006efc:	080070e7 	.word	0x080070e7
 8006f00:	08007125 	.word	0x08007125
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f103 0110 	add.w	r1, r3, #16
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	795b      	ldrb	r3, [r3, #5]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f943 	bl	800719c <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2202      	movs	r2, #2
 8006f1a:	761a      	strb	r2, [r3, #24]
      break;
 8006f1c:	e139      	b.n	8007192 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	795b      	ldrb	r3, [r3, #5]
 8006f22:	4619      	mov	r1, r3
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fcc5 	bl	80078b4 <USBH_LL_GetURBState>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006f2e:	7bbb      	ldrb	r3, [r7, #14]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d11e      	bne.n	8006f72 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	7c1b      	ldrb	r3, [r3, #16]
 8006f38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006f3c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	8adb      	ldrh	r3, [r3, #22]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00a      	beq.n	8006f5c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006f46:	7b7b      	ldrb	r3, [r7, #13]
 8006f48:	2b80      	cmp	r3, #128	; 0x80
 8006f4a:	d103      	bne.n	8006f54 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2203      	movs	r2, #3
 8006f50:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006f52:	e115      	b.n	8007180 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2205      	movs	r2, #5
 8006f58:	761a      	strb	r2, [r3, #24]
      break;
 8006f5a:	e111      	b.n	8007180 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006f5c:	7b7b      	ldrb	r3, [r7, #13]
 8006f5e:	2b80      	cmp	r3, #128	; 0x80
 8006f60:	d103      	bne.n	8006f6a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2209      	movs	r2, #9
 8006f66:	761a      	strb	r2, [r3, #24]
      break;
 8006f68:	e10a      	b.n	8007180 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2207      	movs	r2, #7
 8006f6e:	761a      	strb	r2, [r3, #24]
      break;
 8006f70:	e106      	b.n	8007180 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006f72:	7bbb      	ldrb	r3, [r7, #14]
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d003      	beq.n	8006f80 <USBH_HandleControl+0xcc>
 8006f78:	7bbb      	ldrb	r3, [r7, #14]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	f040 8100 	bne.w	8007180 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	220b      	movs	r2, #11
 8006f84:	761a      	strb	r2, [r3, #24]
      break;
 8006f86:	e0fb      	b.n	8007180 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6899      	ldr	r1, [r3, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	899a      	ldrh	r2, [r3, #12]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	791b      	ldrb	r3, [r3, #4]
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f93a 	bl	800721a <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2204      	movs	r2, #4
 8006faa:	761a      	strb	r2, [r3, #24]
      break;
 8006fac:	e0f1      	b.n	8007192 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	791b      	ldrb	r3, [r3, #4]
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 fc7d 	bl	80078b4 <USBH_LL_GetURBState>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006fbe:	7bbb      	ldrb	r3, [r7, #14]
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d102      	bne.n	8006fca <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2209      	movs	r2, #9
 8006fc8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006fca:	7bbb      	ldrb	r3, [r7, #14]
 8006fcc:	2b05      	cmp	r3, #5
 8006fce:	d102      	bne.n	8006fd6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006fd4:	e0d6      	b.n	8007184 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006fd6:	7bbb      	ldrb	r3, [r7, #14]
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	f040 80d3 	bne.w	8007184 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	220b      	movs	r2, #11
 8006fe2:	761a      	strb	r2, [r3, #24]
      break;
 8006fe4:	e0ce      	b.n	8007184 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6899      	ldr	r1, [r3, #8]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	899a      	ldrh	r2, [r3, #12]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	795b      	ldrb	r3, [r3, #5]
 8006ff2:	2001      	movs	r0, #1
 8006ff4:	9000      	str	r0, [sp, #0]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f8ea 	bl	80071d0 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007002:	b29a      	uxth	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2206      	movs	r2, #6
 800700c:	761a      	strb	r2, [r3, #24]
      break;
 800700e:	e0c0      	b.n	8007192 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	795b      	ldrb	r3, [r3, #5]
 8007014:	4619      	mov	r1, r3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fc4c 	bl	80078b4 <USBH_LL_GetURBState>
 800701c:	4603      	mov	r3, r0
 800701e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007020:	7bbb      	ldrb	r3, [r7, #14]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d103      	bne.n	800702e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2207      	movs	r2, #7
 800702a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800702c:	e0ac      	b.n	8007188 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800702e:	7bbb      	ldrb	r3, [r7, #14]
 8007030:	2b05      	cmp	r3, #5
 8007032:	d105      	bne.n	8007040 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	220c      	movs	r2, #12
 8007038:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800703a:	2303      	movs	r3, #3
 800703c:	73fb      	strb	r3, [r7, #15]
      break;
 800703e:	e0a3      	b.n	8007188 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007040:	7bbb      	ldrb	r3, [r7, #14]
 8007042:	2b02      	cmp	r3, #2
 8007044:	d103      	bne.n	800704e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2205      	movs	r2, #5
 800704a:	761a      	strb	r2, [r3, #24]
      break;
 800704c:	e09c      	b.n	8007188 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800704e:	7bbb      	ldrb	r3, [r7, #14]
 8007050:	2b04      	cmp	r3, #4
 8007052:	f040 8099 	bne.w	8007188 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	220b      	movs	r2, #11
 800705a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800705c:	2302      	movs	r3, #2
 800705e:	73fb      	strb	r3, [r7, #15]
      break;
 8007060:	e092      	b.n	8007188 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	791b      	ldrb	r3, [r3, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	2100      	movs	r1, #0
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f8d5 	bl	800721a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007076:	b29a      	uxth	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2208      	movs	r2, #8
 8007080:	761a      	strb	r2, [r3, #24]

      break;
 8007082:	e086      	b.n	8007192 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	791b      	ldrb	r3, [r3, #4]
 8007088:	4619      	mov	r1, r3
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 fc12 	bl	80078b4 <USBH_LL_GetURBState>
 8007090:	4603      	mov	r3, r0
 8007092:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007094:	7bbb      	ldrb	r3, [r7, #14]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d105      	bne.n	80070a6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	220d      	movs	r2, #13
 800709e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80070a0:	2300      	movs	r3, #0
 80070a2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80070a4:	e072      	b.n	800718c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80070a6:	7bbb      	ldrb	r3, [r7, #14]
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d103      	bne.n	80070b4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	220b      	movs	r2, #11
 80070b0:	761a      	strb	r2, [r3, #24]
      break;
 80070b2:	e06b      	b.n	800718c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80070b4:	7bbb      	ldrb	r3, [r7, #14]
 80070b6:	2b05      	cmp	r3, #5
 80070b8:	d168      	bne.n	800718c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80070ba:	2303      	movs	r3, #3
 80070bc:	73fb      	strb	r3, [r7, #15]
      break;
 80070be:	e065      	b.n	800718c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	795b      	ldrb	r3, [r3, #5]
 80070c4:	2201      	movs	r2, #1
 80070c6:	9200      	str	r2, [sp, #0]
 80070c8:	2200      	movs	r2, #0
 80070ca:	2100      	movs	r1, #0
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f87f 	bl	80071d0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80070d8:	b29a      	uxth	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	220a      	movs	r2, #10
 80070e2:	761a      	strb	r2, [r3, #24]
      break;
 80070e4:	e055      	b.n	8007192 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	795b      	ldrb	r3, [r3, #5]
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fbe1 	bl	80078b4 <USBH_LL_GetURBState>
 80070f2:	4603      	mov	r3, r0
 80070f4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80070f6:	7bbb      	ldrb	r3, [r7, #14]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d105      	bne.n	8007108 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80070fc:	2300      	movs	r3, #0
 80070fe:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	220d      	movs	r2, #13
 8007104:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007106:	e043      	b.n	8007190 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007108:	7bbb      	ldrb	r3, [r7, #14]
 800710a:	2b02      	cmp	r3, #2
 800710c:	d103      	bne.n	8007116 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2209      	movs	r2, #9
 8007112:	761a      	strb	r2, [r3, #24]
      break;
 8007114:	e03c      	b.n	8007190 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007116:	7bbb      	ldrb	r3, [r7, #14]
 8007118:	2b04      	cmp	r3, #4
 800711a:	d139      	bne.n	8007190 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	220b      	movs	r2, #11
 8007120:	761a      	strb	r2, [r3, #24]
      break;
 8007122:	e035      	b.n	8007190 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	7e5b      	ldrb	r3, [r3, #25]
 8007128:	3301      	adds	r3, #1
 800712a:	b2da      	uxtb	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	765a      	strb	r2, [r3, #25]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	7e5b      	ldrb	r3, [r3, #25]
 8007134:	2b02      	cmp	r3, #2
 8007136:	d806      	bhi.n	8007146 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2201      	movs	r2, #1
 8007142:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007144:	e025      	b.n	8007192 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800714c:	2106      	movs	r1, #6
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	795b      	ldrb	r3, [r3, #5]
 800715c:	4619      	mov	r1, r3
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f90c 	bl	800737c <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	791b      	ldrb	r3, [r3, #4]
 8007168:	4619      	mov	r1, r3
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f906 	bl	800737c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007176:	2302      	movs	r3, #2
 8007178:	73fb      	strb	r3, [r7, #15]
      break;
 800717a:	e00a      	b.n	8007192 <USBH_HandleControl+0x2de>

    default:
      break;
 800717c:	bf00      	nop
 800717e:	e008      	b.n	8007192 <USBH_HandleControl+0x2de>
      break;
 8007180:	bf00      	nop
 8007182:	e006      	b.n	8007192 <USBH_HandleControl+0x2de>
      break;
 8007184:	bf00      	nop
 8007186:	e004      	b.n	8007192 <USBH_HandleControl+0x2de>
      break;
 8007188:	bf00      	nop
 800718a:	e002      	b.n	8007192 <USBH_HandleControl+0x2de>
      break;
 800718c:	bf00      	nop
 800718e:	e000      	b.n	8007192 <USBH_HandleControl+0x2de>
      break;
 8007190:	bf00      	nop
  }

  return status;
 8007192:	7bfb      	ldrb	r3, [r7, #15]
}
 8007194:	4618      	mov	r0, r3
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af04      	add	r7, sp, #16
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	4613      	mov	r3, r2
 80071a8:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071aa:	79f9      	ldrb	r1, [r7, #7]
 80071ac:	2300      	movs	r3, #0
 80071ae:	9303      	str	r3, [sp, #12]
 80071b0:	2308      	movs	r3, #8
 80071b2:	9302      	str	r3, [sp, #8]
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	9301      	str	r3, [sp, #4]
 80071b8:	2300      	movs	r3, #0
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	2300      	movs	r3, #0
 80071be:	2200      	movs	r2, #0
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 fb46 	bl	8007852 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b088      	sub	sp, #32
 80071d4:	af04      	add	r7, sp, #16
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	4611      	mov	r1, r2
 80071dc:	461a      	mov	r2, r3
 80071de:	460b      	mov	r3, r1
 80071e0:	80fb      	strh	r3, [r7, #6]
 80071e2:	4613      	mov	r3, r2
 80071e4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071f4:	7979      	ldrb	r1, [r7, #5]
 80071f6:	7e3b      	ldrb	r3, [r7, #24]
 80071f8:	9303      	str	r3, [sp, #12]
 80071fa:	88fb      	ldrh	r3, [r7, #6]
 80071fc:	9302      	str	r3, [sp, #8]
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	2301      	movs	r3, #1
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	2300      	movs	r3, #0
 8007208:	2200      	movs	r2, #0
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 fb21 	bl	8007852 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}

0800721a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800721a:	b580      	push	{r7, lr}
 800721c:	b088      	sub	sp, #32
 800721e:	af04      	add	r7, sp, #16
 8007220:	60f8      	str	r0, [r7, #12]
 8007222:	60b9      	str	r1, [r7, #8]
 8007224:	4611      	mov	r1, r2
 8007226:	461a      	mov	r2, r3
 8007228:	460b      	mov	r3, r1
 800722a:	80fb      	strh	r3, [r7, #6]
 800722c:	4613      	mov	r3, r2
 800722e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007230:	7979      	ldrb	r1, [r7, #5]
 8007232:	2300      	movs	r3, #0
 8007234:	9303      	str	r3, [sp, #12]
 8007236:	88fb      	ldrh	r3, [r7, #6]
 8007238:	9302      	str	r3, [sp, #8]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	9301      	str	r3, [sp, #4]
 800723e:	2301      	movs	r3, #1
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	2300      	movs	r3, #0
 8007244:	2201      	movs	r2, #1
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f000 fb03 	bl	8007852 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800724c:	2300      	movs	r3, #0

}
 800724e:	4618      	mov	r0, r3
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}

08007256 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007256:	b580      	push	{r7, lr}
 8007258:	b088      	sub	sp, #32
 800725a:	af04      	add	r7, sp, #16
 800725c:	60f8      	str	r0, [r7, #12]
 800725e:	60b9      	str	r1, [r7, #8]
 8007260:	4611      	mov	r1, r2
 8007262:	461a      	mov	r2, r3
 8007264:	460b      	mov	r3, r1
 8007266:	80fb      	strh	r3, [r7, #6]
 8007268:	4613      	mov	r3, r2
 800726a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007272:	2b00      	cmp	r3, #0
 8007274:	d001      	beq.n	800727a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800727a:	7979      	ldrb	r1, [r7, #5]
 800727c:	7e3b      	ldrb	r3, [r7, #24]
 800727e:	9303      	str	r3, [sp, #12]
 8007280:	88fb      	ldrh	r3, [r7, #6]
 8007282:	9302      	str	r3, [sp, #8]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	9301      	str	r3, [sp, #4]
 8007288:	2301      	movs	r3, #1
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	2302      	movs	r3, #2
 800728e:	2200      	movs	r2, #0
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f000 fade 	bl	8007852 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b088      	sub	sp, #32
 80072a4:	af04      	add	r7, sp, #16
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	4611      	mov	r1, r2
 80072ac:	461a      	mov	r2, r3
 80072ae:	460b      	mov	r3, r1
 80072b0:	80fb      	strh	r3, [r7, #6]
 80072b2:	4613      	mov	r3, r2
 80072b4:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80072b6:	7979      	ldrb	r1, [r7, #5]
 80072b8:	2300      	movs	r3, #0
 80072ba:	9303      	str	r3, [sp, #12]
 80072bc:	88fb      	ldrh	r3, [r7, #6]
 80072be:	9302      	str	r3, [sp, #8]
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	9301      	str	r3, [sp, #4]
 80072c4:	2301      	movs	r3, #1
 80072c6:	9300      	str	r3, [sp, #0]
 80072c8:	2302      	movs	r3, #2
 80072ca:	2201      	movs	r2, #1
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fac0 	bl	8007852 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af04      	add	r7, sp, #16
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	4608      	mov	r0, r1
 80072e6:	4611      	mov	r1, r2
 80072e8:	461a      	mov	r2, r3
 80072ea:	4603      	mov	r3, r0
 80072ec:	70fb      	strb	r3, [r7, #3]
 80072ee:	460b      	mov	r3, r1
 80072f0:	70bb      	strb	r3, [r7, #2]
 80072f2:	4613      	mov	r3, r2
 80072f4:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80072f6:	7878      	ldrb	r0, [r7, #1]
 80072f8:	78ba      	ldrb	r2, [r7, #2]
 80072fa:	78f9      	ldrb	r1, [r7, #3]
 80072fc:	8b3b      	ldrh	r3, [r7, #24]
 80072fe:	9302      	str	r3, [sp, #8]
 8007300:	7d3b      	ldrb	r3, [r7, #20]
 8007302:	9301      	str	r3, [sp, #4]
 8007304:	7c3b      	ldrb	r3, [r7, #16]
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	4603      	mov	r3, r0
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fa53 	bl	80077b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b082      	sub	sp, #8
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	460b      	mov	r3, r1
 8007324:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007326:	78fb      	ldrb	r3, [r7, #3]
 8007328:	4619      	mov	r1, r3
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 fa72 	bl	8007814 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b084      	sub	sp, #16
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	460b      	mov	r3, r1
 8007344:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f836 	bl	80073b8 <USBH_GetFreePipe>
 800734c:	4603      	mov	r3, r0
 800734e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007350:	89fb      	ldrh	r3, [r7, #14]
 8007352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007356:	4293      	cmp	r3, r2
 8007358:	d00a      	beq.n	8007370 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800735a:	78fa      	ldrb	r2, [r7, #3]
 800735c:	89fb      	ldrh	r3, [r7, #14]
 800735e:	f003 030f 	and.w	r3, r3, #15
 8007362:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007366:	6879      	ldr	r1, [r7, #4]
 8007368:	33e0      	adds	r3, #224	; 0xe0
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	440b      	add	r3, r1
 800736e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007370:	89fb      	ldrh	r3, [r7, #14]
 8007372:	b2db      	uxtb	r3, r3
}
 8007374:	4618      	mov	r0, r3
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	460b      	mov	r3, r1
 8007386:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007388:	78fb      	ldrb	r3, [r7, #3]
 800738a:	2b0a      	cmp	r3, #10
 800738c:	d80d      	bhi.n	80073aa <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	33e0      	adds	r3, #224	; 0xe0
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	78fb      	ldrb	r3, [r7, #3]
 800739c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80073a0:	6879      	ldr	r1, [r7, #4]
 80073a2:	33e0      	adds	r3, #224	; 0xe0
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	440b      	add	r3, r1
 80073a8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80073c0:	2300      	movs	r3, #0
 80073c2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80073c4:	2300      	movs	r3, #0
 80073c6:	73fb      	strb	r3, [r7, #15]
 80073c8:	e00f      	b.n	80073ea <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80073ca:	7bfb      	ldrb	r3, [r7, #15]
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	33e0      	adds	r3, #224	; 0xe0
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d102      	bne.n	80073e4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	e007      	b.n	80073f4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	3301      	adds	r3, #1
 80073e8:	73fb      	strb	r3, [r7, #15]
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
 80073ec:	2b0a      	cmp	r3, #10
 80073ee:	d9ec      	bls.n	80073ca <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80073f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007404:	2201      	movs	r2, #1
 8007406:	490e      	ldr	r1, [pc, #56]	; (8007440 <MX_USB_HOST_Init+0x40>)
 8007408:	480e      	ldr	r0, [pc, #56]	; (8007444 <MX_USB_HOST_Init+0x44>)
 800740a:	f7fe fca1 	bl	8005d50 <USBH_Init>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007414:	f7f9 faca 	bl	80009ac <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007418:	490b      	ldr	r1, [pc, #44]	; (8007448 <MX_USB_HOST_Init+0x48>)
 800741a:	480a      	ldr	r0, [pc, #40]	; (8007444 <MX_USB_HOST_Init+0x44>)
 800741c:	f7fe fd26 	bl	8005e6c <USBH_RegisterClass>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007426:	f7f9 fac1 	bl	80009ac <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800742a:	4806      	ldr	r0, [pc, #24]	; (8007444 <MX_USB_HOST_Init+0x44>)
 800742c:	f7fe fdaa 	bl	8005f84 <USBH_Start>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d001      	beq.n	800743a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007436:	f7f9 fab9 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800743a:	bf00      	nop
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	08007461 	.word	0x08007461
 8007444:	200001b4 	.word	0x200001b4
 8007448:	2000000c 	.word	0x2000000c

0800744c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007450:	4802      	ldr	r0, [pc, #8]	; (800745c <MX_USB_HOST_Process+0x10>)
 8007452:	f7fe fda7 	bl	8005fa4 <USBH_Process>
}
 8007456:	bf00      	nop
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	200001b4 	.word	0x200001b4

08007460 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	460b      	mov	r3, r1
 800746a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800746c:	78fb      	ldrb	r3, [r7, #3]
 800746e:	3b01      	subs	r3, #1
 8007470:	2b04      	cmp	r3, #4
 8007472:	d819      	bhi.n	80074a8 <USBH_UserProcess+0x48>
 8007474:	a201      	add	r2, pc, #4	; (adr r2, 800747c <USBH_UserProcess+0x1c>)
 8007476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747a:	bf00      	nop
 800747c:	080074a9 	.word	0x080074a9
 8007480:	08007499 	.word	0x08007499
 8007484:	080074a9 	.word	0x080074a9
 8007488:	080074a1 	.word	0x080074a1
 800748c:	08007491 	.word	0x08007491
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007490:	4b09      	ldr	r3, [pc, #36]	; (80074b8 <USBH_UserProcess+0x58>)
 8007492:	2203      	movs	r2, #3
 8007494:	701a      	strb	r2, [r3, #0]
  break;
 8007496:	e008      	b.n	80074aa <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007498:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <USBH_UserProcess+0x58>)
 800749a:	2202      	movs	r2, #2
 800749c:	701a      	strb	r2, [r3, #0]
  break;
 800749e:	e004      	b.n	80074aa <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80074a0:	4b05      	ldr	r3, [pc, #20]	; (80074b8 <USBH_UserProcess+0x58>)
 80074a2:	2201      	movs	r2, #1
 80074a4:	701a      	strb	r2, [r3, #0]
  break;
 80074a6:	e000      	b.n	80074aa <USBH_UserProcess+0x4a>

  default:
  break;
 80074a8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	200001a4 	.word	0x200001a4

080074bc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c4:	f107 0314 	add.w	r3, r7, #20
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	605a      	str	r2, [r3, #4]
 80074ce:	609a      	str	r2, [r3, #8]
 80074d0:	60da      	str	r2, [r3, #12]
 80074d2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074dc:	d147      	bne.n	800756e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074de:	2300      	movs	r3, #0
 80074e0:	613b      	str	r3, [r7, #16]
 80074e2:	4b25      	ldr	r3, [pc, #148]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 80074e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e6:	4a24      	ldr	r2, [pc, #144]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 80074e8:	f043 0301 	orr.w	r3, r3, #1
 80074ec:	6313      	str	r3, [r2, #48]	; 0x30
 80074ee:	4b22      	ldr	r3, [pc, #136]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 80074f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f2:	f003 0301 	and.w	r3, r3, #1
 80074f6:	613b      	str	r3, [r7, #16]
 80074f8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80074fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007500:	2300      	movs	r3, #0
 8007502:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007504:	2300      	movs	r3, #0
 8007506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007508:	f107 0314 	add.w	r3, r7, #20
 800750c:	4619      	mov	r1, r3
 800750e:	481b      	ldr	r0, [pc, #108]	; (800757c <HAL_HCD_MspInit+0xc0>)
 8007510:	f7f9 fdd8 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007514:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800751a:	2302      	movs	r3, #2
 800751c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800751e:	2300      	movs	r3, #0
 8007520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007522:	2300      	movs	r3, #0
 8007524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007526:	230a      	movs	r3, #10
 8007528:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800752a:	f107 0314 	add.w	r3, r7, #20
 800752e:	4619      	mov	r1, r3
 8007530:	4812      	ldr	r0, [pc, #72]	; (800757c <HAL_HCD_MspInit+0xc0>)
 8007532:	f7f9 fdc7 	bl	80010c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007536:	4b10      	ldr	r3, [pc, #64]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 8007538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800753a:	4a0f      	ldr	r2, [pc, #60]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 800753c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007540:	6353      	str	r3, [r2, #52]	; 0x34
 8007542:	2300      	movs	r3, #0
 8007544:	60fb      	str	r3, [r7, #12]
 8007546:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 8007548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800754a:	4a0b      	ldr	r2, [pc, #44]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 800754c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007550:	6453      	str	r3, [r2, #68]	; 0x44
 8007552:	4b09      	ldr	r3, [pc, #36]	; (8007578 <HAL_HCD_MspInit+0xbc>)
 8007554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800755a:	60fb      	str	r3, [r7, #12]
 800755c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800755e:	2200      	movs	r2, #0
 8007560:	2100      	movs	r1, #0
 8007562:	2043      	movs	r0, #67	; 0x43
 8007564:	f7f9 fd77 	bl	8001056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007568:	2043      	movs	r0, #67	; 0x43
 800756a:	f7f9 fd90 	bl	800108e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800756e:	bf00      	nop
 8007570:	3728      	adds	r7, #40	; 0x28
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	40023800 	.word	0x40023800
 800757c:	40020000 	.word	0x40020000

08007580 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800758e:	4618      	mov	r0, r3
 8007590:	f7ff f8db 	bl	800674a <USBH_LL_IncTimer>
}
 8007594:	bf00      	nop
 8007596:	3708      	adds	r7, #8
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7ff f913 	bl	80067d6 <USBH_LL_Connect>
}
 80075b0:	bf00      	nop
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7ff f91c 	bl	8006804 <USBH_LL_Disconnect>
}
 80075cc:	bf00      	nop
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	460b      	mov	r3, r1
 80075de:	70fb      	strb	r3, [r7, #3]
 80075e0:	4613      	mov	r3, r2
 80075e2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff f8cd 	bl	800679e <USBH_LL_PortEnabled>
}
 8007604:	bf00      	nop
 8007606:	3708      	adds	r7, #8
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800761a:	4618      	mov	r0, r3
 800761c:	f7ff f8cd 	bl	80067ba <USBH_LL_PortDisabled>
}
 8007620:	bf00      	nop
 8007622:	3708      	adds	r7, #8
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007636:	2b01      	cmp	r3, #1
 8007638:	d12a      	bne.n	8007690 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800763a:	4a18      	ldr	r2, [pc, #96]	; (800769c <USBH_LL_Init+0x74>)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a15      	ldr	r2, [pc, #84]	; (800769c <USBH_LL_Init+0x74>)
 8007646:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800764a:	4b14      	ldr	r3, [pc, #80]	; (800769c <USBH_LL_Init+0x74>)
 800764c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007650:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007652:	4b12      	ldr	r3, [pc, #72]	; (800769c <USBH_LL_Init+0x74>)
 8007654:	2208      	movs	r2, #8
 8007656:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007658:	4b10      	ldr	r3, [pc, #64]	; (800769c <USBH_LL_Init+0x74>)
 800765a:	2201      	movs	r2, #1
 800765c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800765e:	4b0f      	ldr	r3, [pc, #60]	; (800769c <USBH_LL_Init+0x74>)
 8007660:	2200      	movs	r2, #0
 8007662:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007664:	4b0d      	ldr	r3, [pc, #52]	; (800769c <USBH_LL_Init+0x74>)
 8007666:	2202      	movs	r2, #2
 8007668:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800766a:	4b0c      	ldr	r3, [pc, #48]	; (800769c <USBH_LL_Init+0x74>)
 800766c:	2200      	movs	r2, #0
 800766e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007670:	480a      	ldr	r0, [pc, #40]	; (800769c <USBH_LL_Init+0x74>)
 8007672:	f7f9 fef4 	bl	800145e <HAL_HCD_Init>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800767c:	f7f9 f996 	bl	80009ac <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007680:	4806      	ldr	r0, [pc, #24]	; (800769c <USBH_LL_Init+0x74>)
 8007682:	f7fa fad1 	bl	8001c28 <HAL_HCD_GetCurrentFrame>
 8007686:	4603      	mov	r3, r0
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff f84e 	bl	800672c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	2000058c 	.word	0x2000058c

080076a0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076a8:	2300      	movs	r3, #0
 80076aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fa fa40 	bl	8001b3c <HAL_HCD_Start>
 80076bc:	4603      	mov	r3, r0
 80076be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f000 f95c 	bl	8007980 <USBH_Get_USB_Status>
 80076c8:	4603      	mov	r3, r0
 80076ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076e2:	2300      	movs	r3, #0
 80076e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7fa fa48 	bl	8001b82 <HAL_HCD_Stop>
 80076f2:	4603      	mov	r3, r0
 80076f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 f941 	bl	8007980 <USBH_Get_USB_Status>
 80076fe:	4603      	mov	r3, r0
 8007700:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007702:	7bbb      	ldrb	r3, [r7, #14]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007714:	2301      	movs	r3, #1
 8007716:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800771e:	4618      	mov	r0, r3
 8007720:	f7fa fa90 	bl	8001c44 <HAL_HCD_GetCurrentSpeed>
 8007724:	4603      	mov	r3, r0
 8007726:	2b02      	cmp	r3, #2
 8007728:	d00c      	beq.n	8007744 <USBH_LL_GetSpeed+0x38>
 800772a:	2b02      	cmp	r3, #2
 800772c:	d80d      	bhi.n	800774a <USBH_LL_GetSpeed+0x3e>
 800772e:	2b00      	cmp	r3, #0
 8007730:	d002      	beq.n	8007738 <USBH_LL_GetSpeed+0x2c>
 8007732:	2b01      	cmp	r3, #1
 8007734:	d003      	beq.n	800773e <USBH_LL_GetSpeed+0x32>
 8007736:	e008      	b.n	800774a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007738:	2300      	movs	r3, #0
 800773a:	73fb      	strb	r3, [r7, #15]
    break;
 800773c:	e008      	b.n	8007750 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800773e:	2301      	movs	r3, #1
 8007740:	73fb      	strb	r3, [r7, #15]
    break;
 8007742:	e005      	b.n	8007750 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007744:	2302      	movs	r3, #2
 8007746:	73fb      	strb	r3, [r7, #15]
    break;
 8007748:	e002      	b.n	8007750 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800774a:	2301      	movs	r3, #1
 800774c:	73fb      	strb	r3, [r7, #15]
    break;
 800774e:	bf00      	nop
  }
  return  speed;
 8007750:	7bfb      	ldrb	r3, [r7, #15]
}
 8007752:	4618      	mov	r0, r3
 8007754:	3710      	adds	r7, #16
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007762:	2300      	movs	r3, #0
 8007764:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007770:	4618      	mov	r0, r3
 8007772:	f7fa fa23 	bl	8001bbc <HAL_HCD_ResetPort>
 8007776:	4603      	mov	r3, r0
 8007778:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800777a:	7bfb      	ldrb	r3, [r7, #15]
 800777c:	4618      	mov	r0, r3
 800777e:	f000 f8ff 	bl	8007980 <USBH_Get_USB_Status>
 8007782:	4603      	mov	r3, r0
 8007784:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007786:	7bbb      	ldrb	r3, [r7, #14]
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077a2:	78fa      	ldrb	r2, [r7, #3]
 80077a4:	4611      	mov	r1, r2
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fa fa2a 	bl	8001c00 <HAL_HCD_HC_GetXferCount>
 80077ac:	4603      	mov	r3, r0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077b6:	b590      	push	{r4, r7, lr}
 80077b8:	b089      	sub	sp, #36	; 0x24
 80077ba:	af04      	add	r7, sp, #16
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	4608      	mov	r0, r1
 80077c0:	4611      	mov	r1, r2
 80077c2:	461a      	mov	r2, r3
 80077c4:	4603      	mov	r3, r0
 80077c6:	70fb      	strb	r3, [r7, #3]
 80077c8:	460b      	mov	r3, r1
 80077ca:	70bb      	strb	r3, [r7, #2]
 80077cc:	4613      	mov	r3, r2
 80077ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077d4:	2300      	movs	r3, #0
 80077d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80077de:	787c      	ldrb	r4, [r7, #1]
 80077e0:	78ba      	ldrb	r2, [r7, #2]
 80077e2:	78f9      	ldrb	r1, [r7, #3]
 80077e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077e6:	9302      	str	r3, [sp, #8]
 80077e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	4623      	mov	r3, r4
 80077f6:	f7f9 fe94 	bl	8001522 <HAL_HCD_HC_Init>
 80077fa:	4603      	mov	r3, r0
 80077fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
 8007800:	4618      	mov	r0, r3
 8007802:	f000 f8bd 	bl	8007980 <USBH_Get_USB_Status>
 8007806:	4603      	mov	r3, r0
 8007808:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800780a:	7bbb      	ldrb	r3, [r7, #14]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3714      	adds	r7, #20
 8007810:	46bd      	mov	sp, r7
 8007812:	bd90      	pop	{r4, r7, pc}

08007814 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	460b      	mov	r3, r1
 800781e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007820:	2300      	movs	r3, #0
 8007822:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800782e:	78fa      	ldrb	r2, [r7, #3]
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f7f9 ff04 	bl	8001640 <HAL_HCD_HC_Halt>
 8007838:	4603      	mov	r3, r0
 800783a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800783c:	7bfb      	ldrb	r3, [r7, #15]
 800783e:	4618      	mov	r0, r3
 8007840:	f000 f89e 	bl	8007980 <USBH_Get_USB_Status>
 8007844:	4603      	mov	r3, r0
 8007846:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007848:	7bbb      	ldrb	r3, [r7, #14]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007852:	b590      	push	{r4, r7, lr}
 8007854:	b089      	sub	sp, #36	; 0x24
 8007856:	af04      	add	r7, sp, #16
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	4608      	mov	r0, r1
 800785c:	4611      	mov	r1, r2
 800785e:	461a      	mov	r2, r3
 8007860:	4603      	mov	r3, r0
 8007862:	70fb      	strb	r3, [r7, #3]
 8007864:	460b      	mov	r3, r1
 8007866:	70bb      	strb	r3, [r7, #2]
 8007868:	4613      	mov	r3, r2
 800786a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007870:	2300      	movs	r3, #0
 8007872:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800787a:	787c      	ldrb	r4, [r7, #1]
 800787c:	78ba      	ldrb	r2, [r7, #2]
 800787e:	78f9      	ldrb	r1, [r7, #3]
 8007880:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007884:	9303      	str	r3, [sp, #12]
 8007886:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007888:	9302      	str	r3, [sp, #8]
 800788a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788c:	9301      	str	r3, [sp, #4]
 800788e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	4623      	mov	r3, r4
 8007896:	f7f9 fef7 	bl	8001688 <HAL_HCD_HC_SubmitRequest>
 800789a:	4603      	mov	r3, r0
 800789c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 f86d 	bl	8007980 <USBH_Get_USB_Status>
 80078a6:	4603      	mov	r3, r0
 80078a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd90      	pop	{r4, r7, pc}

080078b4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80078c6:	78fa      	ldrb	r2, [r7, #3]
 80078c8:	4611      	mov	r1, r2
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fa f984 	bl	8001bd8 <HAL_HCD_HC_GetURBState>
 80078d0:	4603      	mov	r3, r0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3708      	adds	r7, #8
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b082      	sub	sp, #8
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	460b      	mov	r3, r1
 80078e4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d103      	bne.n	80078f8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80078f0:	78fb      	ldrb	r3, [r7, #3]
 80078f2:	4618      	mov	r0, r3
 80078f4:	f000 f870 	bl	80079d8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80078f8:	20c8      	movs	r0, #200	; 0xc8
 80078fa:	f7f9 faad 	bl	8000e58 <HAL_Delay>
  return USBH_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	70fb      	strb	r3, [r7, #3]
 8007914:	4613      	mov	r3, r2
 8007916:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800791e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007920:	78fb      	ldrb	r3, [r7, #3]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	212c      	movs	r1, #44	; 0x2c
 8007926:	fb01 f303 	mul.w	r3, r1, r3
 800792a:	4413      	add	r3, r2
 800792c:	333b      	adds	r3, #59	; 0x3b
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d009      	beq.n	8007948 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007934:	78fb      	ldrb	r3, [r7, #3]
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	212c      	movs	r1, #44	; 0x2c
 800793a:	fb01 f303 	mul.w	r3, r1, r3
 800793e:	4413      	add	r3, r2
 8007940:	3354      	adds	r3, #84	; 0x54
 8007942:	78ba      	ldrb	r2, [r7, #2]
 8007944:	701a      	strb	r2, [r3, #0]
 8007946:	e008      	b.n	800795a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007948:	78fb      	ldrb	r3, [r7, #3]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	212c      	movs	r1, #44	; 0x2c
 800794e:	fb01 f303 	mul.w	r3, r1, r3
 8007952:	4413      	add	r3, r2
 8007954:	3355      	adds	r3, #85	; 0x55
 8007956:	78ba      	ldrb	r2, [r7, #2]
 8007958:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7f9 fa71 	bl	8000e58 <HAL_Delay>
}
 8007976:	bf00      	nop
 8007978:	3708      	adds	r7, #8
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
	...

08007980 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	4603      	mov	r3, r0
 8007988:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	2b03      	cmp	r3, #3
 8007992:	d817      	bhi.n	80079c4 <USBH_Get_USB_Status+0x44>
 8007994:	a201      	add	r2, pc, #4	; (adr r2, 800799c <USBH_Get_USB_Status+0x1c>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	080079ad 	.word	0x080079ad
 80079a0:	080079b3 	.word	0x080079b3
 80079a4:	080079b9 	.word	0x080079b9
 80079a8:	080079bf 	.word	0x080079bf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80079ac:	2300      	movs	r3, #0
 80079ae:	73fb      	strb	r3, [r7, #15]
    break;
 80079b0:	e00b      	b.n	80079ca <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80079b2:	2302      	movs	r3, #2
 80079b4:	73fb      	strb	r3, [r7, #15]
    break;
 80079b6:	e008      	b.n	80079ca <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80079b8:	2301      	movs	r3, #1
 80079ba:	73fb      	strb	r3, [r7, #15]
    break;
 80079bc:	e005      	b.n	80079ca <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80079be:	2302      	movs	r3, #2
 80079c0:	73fb      	strb	r3, [r7, #15]
    break;
 80079c2:	e002      	b.n	80079ca <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80079c4:	2302      	movs	r3, #2
 80079c6:	73fb      	strb	r3, [r7, #15]
    break;
 80079c8:	bf00      	nop
  }
  return usb_status;
 80079ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	4603      	mov	r3, r0
 80079e0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80079e6:	79fb      	ldrb	r3, [r7, #7]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d102      	bne.n	80079f2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80079ec:	2301      	movs	r3, #1
 80079ee:	73fb      	strb	r3, [r7, #15]
 80079f0:	e001      	b.n	80079f6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80079f2:	2300      	movs	r3, #0
 80079f4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
 80079f8:	461a      	mov	r2, r3
 80079fa:	2101      	movs	r1, #1
 80079fc:	4803      	ldr	r0, [pc, #12]	; (8007a0c <MX_DriverVbusFS+0x34>)
 80079fe:	f7f9 fd15 	bl	800142c <HAL_GPIO_WritePin>
}
 8007a02:	bf00      	nop
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	40020800 	.word	0x40020800

08007a10 <__errno>:
 8007a10:	4b01      	ldr	r3, [pc, #4]	; (8007a18 <__errno+0x8>)
 8007a12:	6818      	ldr	r0, [r3, #0]
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	2000002c 	.word	0x2000002c

08007a1c <__libc_init_array>:
 8007a1c:	b570      	push	{r4, r5, r6, lr}
 8007a1e:	4d0d      	ldr	r5, [pc, #52]	; (8007a54 <__libc_init_array+0x38>)
 8007a20:	4c0d      	ldr	r4, [pc, #52]	; (8007a58 <__libc_init_array+0x3c>)
 8007a22:	1b64      	subs	r4, r4, r5
 8007a24:	10a4      	asrs	r4, r4, #2
 8007a26:	2600      	movs	r6, #0
 8007a28:	42a6      	cmp	r6, r4
 8007a2a:	d109      	bne.n	8007a40 <__libc_init_array+0x24>
 8007a2c:	4d0b      	ldr	r5, [pc, #44]	; (8007a5c <__libc_init_array+0x40>)
 8007a2e:	4c0c      	ldr	r4, [pc, #48]	; (8007a60 <__libc_init_array+0x44>)
 8007a30:	f000 f8f8 	bl	8007c24 <_init>
 8007a34:	1b64      	subs	r4, r4, r5
 8007a36:	10a4      	asrs	r4, r4, #2
 8007a38:	2600      	movs	r6, #0
 8007a3a:	42a6      	cmp	r6, r4
 8007a3c:	d105      	bne.n	8007a4a <__libc_init_array+0x2e>
 8007a3e:	bd70      	pop	{r4, r5, r6, pc}
 8007a40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a44:	4798      	blx	r3
 8007a46:	3601      	adds	r6, #1
 8007a48:	e7ee      	b.n	8007a28 <__libc_init_array+0xc>
 8007a4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4e:	4798      	blx	r3
 8007a50:	3601      	adds	r6, #1
 8007a52:	e7f2      	b.n	8007a3a <__libc_init_array+0x1e>
 8007a54:	08007c60 	.word	0x08007c60
 8007a58:	08007c60 	.word	0x08007c60
 8007a5c:	08007c60 	.word	0x08007c60
 8007a60:	08007c64 	.word	0x08007c64

08007a64 <malloc>:
 8007a64:	4b02      	ldr	r3, [pc, #8]	; (8007a70 <malloc+0xc>)
 8007a66:	4601      	mov	r1, r0
 8007a68:	6818      	ldr	r0, [r3, #0]
 8007a6a:	f000 b863 	b.w	8007b34 <_malloc_r>
 8007a6e:	bf00      	nop
 8007a70:	2000002c 	.word	0x2000002c

08007a74 <free>:
 8007a74:	4b02      	ldr	r3, [pc, #8]	; (8007a80 <free+0xc>)
 8007a76:	4601      	mov	r1, r0
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	f000 b80b 	b.w	8007a94 <_free_r>
 8007a7e:	bf00      	nop
 8007a80:	2000002c 	.word	0x2000002c

08007a84 <memset>:
 8007a84:	4402      	add	r2, r0
 8007a86:	4603      	mov	r3, r0
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d100      	bne.n	8007a8e <memset+0xa>
 8007a8c:	4770      	bx	lr
 8007a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8007a92:	e7f9      	b.n	8007a88 <memset+0x4>

08007a94 <_free_r>:
 8007a94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a96:	2900      	cmp	r1, #0
 8007a98:	d048      	beq.n	8007b2c <_free_r+0x98>
 8007a9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a9e:	9001      	str	r0, [sp, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f1a1 0404 	sub.w	r4, r1, #4
 8007aa6:	bfb8      	it	lt
 8007aa8:	18e4      	addlt	r4, r4, r3
 8007aaa:	f000 f8ad 	bl	8007c08 <__malloc_lock>
 8007aae:	4a20      	ldr	r2, [pc, #128]	; (8007b30 <_free_r+0x9c>)
 8007ab0:	9801      	ldr	r0, [sp, #4]
 8007ab2:	6813      	ldr	r3, [r2, #0]
 8007ab4:	4615      	mov	r5, r2
 8007ab6:	b933      	cbnz	r3, 8007ac6 <_free_r+0x32>
 8007ab8:	6063      	str	r3, [r4, #4]
 8007aba:	6014      	str	r4, [r2, #0]
 8007abc:	b003      	add	sp, #12
 8007abe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ac2:	f000 b8a7 	b.w	8007c14 <__malloc_unlock>
 8007ac6:	42a3      	cmp	r3, r4
 8007ac8:	d90b      	bls.n	8007ae2 <_free_r+0x4e>
 8007aca:	6821      	ldr	r1, [r4, #0]
 8007acc:	1862      	adds	r2, r4, r1
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	bf04      	itt	eq
 8007ad2:	681a      	ldreq	r2, [r3, #0]
 8007ad4:	685b      	ldreq	r3, [r3, #4]
 8007ad6:	6063      	str	r3, [r4, #4]
 8007ad8:	bf04      	itt	eq
 8007ada:	1852      	addeq	r2, r2, r1
 8007adc:	6022      	streq	r2, [r4, #0]
 8007ade:	602c      	str	r4, [r5, #0]
 8007ae0:	e7ec      	b.n	8007abc <_free_r+0x28>
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	b10b      	cbz	r3, 8007aec <_free_r+0x58>
 8007ae8:	42a3      	cmp	r3, r4
 8007aea:	d9fa      	bls.n	8007ae2 <_free_r+0x4e>
 8007aec:	6811      	ldr	r1, [r2, #0]
 8007aee:	1855      	adds	r5, r2, r1
 8007af0:	42a5      	cmp	r5, r4
 8007af2:	d10b      	bne.n	8007b0c <_free_r+0x78>
 8007af4:	6824      	ldr	r4, [r4, #0]
 8007af6:	4421      	add	r1, r4
 8007af8:	1854      	adds	r4, r2, r1
 8007afa:	42a3      	cmp	r3, r4
 8007afc:	6011      	str	r1, [r2, #0]
 8007afe:	d1dd      	bne.n	8007abc <_free_r+0x28>
 8007b00:	681c      	ldr	r4, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	6053      	str	r3, [r2, #4]
 8007b06:	4421      	add	r1, r4
 8007b08:	6011      	str	r1, [r2, #0]
 8007b0a:	e7d7      	b.n	8007abc <_free_r+0x28>
 8007b0c:	d902      	bls.n	8007b14 <_free_r+0x80>
 8007b0e:	230c      	movs	r3, #12
 8007b10:	6003      	str	r3, [r0, #0]
 8007b12:	e7d3      	b.n	8007abc <_free_r+0x28>
 8007b14:	6825      	ldr	r5, [r4, #0]
 8007b16:	1961      	adds	r1, r4, r5
 8007b18:	428b      	cmp	r3, r1
 8007b1a:	bf04      	itt	eq
 8007b1c:	6819      	ldreq	r1, [r3, #0]
 8007b1e:	685b      	ldreq	r3, [r3, #4]
 8007b20:	6063      	str	r3, [r4, #4]
 8007b22:	bf04      	itt	eq
 8007b24:	1949      	addeq	r1, r1, r5
 8007b26:	6021      	streq	r1, [r4, #0]
 8007b28:	6054      	str	r4, [r2, #4]
 8007b2a:	e7c7      	b.n	8007abc <_free_r+0x28>
 8007b2c:	b003      	add	sp, #12
 8007b2e:	bd30      	pop	{r4, r5, pc}
 8007b30:	200001a8 	.word	0x200001a8

08007b34 <_malloc_r>:
 8007b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b36:	1ccd      	adds	r5, r1, #3
 8007b38:	f025 0503 	bic.w	r5, r5, #3
 8007b3c:	3508      	adds	r5, #8
 8007b3e:	2d0c      	cmp	r5, #12
 8007b40:	bf38      	it	cc
 8007b42:	250c      	movcc	r5, #12
 8007b44:	2d00      	cmp	r5, #0
 8007b46:	4606      	mov	r6, r0
 8007b48:	db01      	blt.n	8007b4e <_malloc_r+0x1a>
 8007b4a:	42a9      	cmp	r1, r5
 8007b4c:	d903      	bls.n	8007b56 <_malloc_r+0x22>
 8007b4e:	230c      	movs	r3, #12
 8007b50:	6033      	str	r3, [r6, #0]
 8007b52:	2000      	movs	r0, #0
 8007b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b56:	f000 f857 	bl	8007c08 <__malloc_lock>
 8007b5a:	4921      	ldr	r1, [pc, #132]	; (8007be0 <_malloc_r+0xac>)
 8007b5c:	680a      	ldr	r2, [r1, #0]
 8007b5e:	4614      	mov	r4, r2
 8007b60:	b99c      	cbnz	r4, 8007b8a <_malloc_r+0x56>
 8007b62:	4f20      	ldr	r7, [pc, #128]	; (8007be4 <_malloc_r+0xb0>)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	b923      	cbnz	r3, 8007b72 <_malloc_r+0x3e>
 8007b68:	4621      	mov	r1, r4
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	f000 f83c 	bl	8007be8 <_sbrk_r>
 8007b70:	6038      	str	r0, [r7, #0]
 8007b72:	4629      	mov	r1, r5
 8007b74:	4630      	mov	r0, r6
 8007b76:	f000 f837 	bl	8007be8 <_sbrk_r>
 8007b7a:	1c43      	adds	r3, r0, #1
 8007b7c:	d123      	bne.n	8007bc6 <_malloc_r+0x92>
 8007b7e:	230c      	movs	r3, #12
 8007b80:	6033      	str	r3, [r6, #0]
 8007b82:	4630      	mov	r0, r6
 8007b84:	f000 f846 	bl	8007c14 <__malloc_unlock>
 8007b88:	e7e3      	b.n	8007b52 <_malloc_r+0x1e>
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	1b5b      	subs	r3, r3, r5
 8007b8e:	d417      	bmi.n	8007bc0 <_malloc_r+0x8c>
 8007b90:	2b0b      	cmp	r3, #11
 8007b92:	d903      	bls.n	8007b9c <_malloc_r+0x68>
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	441c      	add	r4, r3
 8007b98:	6025      	str	r5, [r4, #0]
 8007b9a:	e004      	b.n	8007ba6 <_malloc_r+0x72>
 8007b9c:	6863      	ldr	r3, [r4, #4]
 8007b9e:	42a2      	cmp	r2, r4
 8007ba0:	bf0c      	ite	eq
 8007ba2:	600b      	streq	r3, [r1, #0]
 8007ba4:	6053      	strne	r3, [r2, #4]
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	f000 f834 	bl	8007c14 <__malloc_unlock>
 8007bac:	f104 000b 	add.w	r0, r4, #11
 8007bb0:	1d23      	adds	r3, r4, #4
 8007bb2:	f020 0007 	bic.w	r0, r0, #7
 8007bb6:	1ac2      	subs	r2, r0, r3
 8007bb8:	d0cc      	beq.n	8007b54 <_malloc_r+0x20>
 8007bba:	1a1b      	subs	r3, r3, r0
 8007bbc:	50a3      	str	r3, [r4, r2]
 8007bbe:	e7c9      	b.n	8007b54 <_malloc_r+0x20>
 8007bc0:	4622      	mov	r2, r4
 8007bc2:	6864      	ldr	r4, [r4, #4]
 8007bc4:	e7cc      	b.n	8007b60 <_malloc_r+0x2c>
 8007bc6:	1cc4      	adds	r4, r0, #3
 8007bc8:	f024 0403 	bic.w	r4, r4, #3
 8007bcc:	42a0      	cmp	r0, r4
 8007bce:	d0e3      	beq.n	8007b98 <_malloc_r+0x64>
 8007bd0:	1a21      	subs	r1, r4, r0
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f000 f808 	bl	8007be8 <_sbrk_r>
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d1dd      	bne.n	8007b98 <_malloc_r+0x64>
 8007bdc:	e7cf      	b.n	8007b7e <_malloc_r+0x4a>
 8007bde:	bf00      	nop
 8007be0:	200001a8 	.word	0x200001a8
 8007be4:	200001ac 	.word	0x200001ac

08007be8 <_sbrk_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4d06      	ldr	r5, [pc, #24]	; (8007c04 <_sbrk_r+0x1c>)
 8007bec:	2300      	movs	r3, #0
 8007bee:	4604      	mov	r4, r0
 8007bf0:	4608      	mov	r0, r1
 8007bf2:	602b      	str	r3, [r5, #0]
 8007bf4:	f7f9 f84c 	bl	8000c90 <_sbrk>
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	d102      	bne.n	8007c02 <_sbrk_r+0x1a>
 8007bfc:	682b      	ldr	r3, [r5, #0]
 8007bfe:	b103      	cbz	r3, 8007c02 <_sbrk_r+0x1a>
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	bd38      	pop	{r3, r4, r5, pc}
 8007c04:	20000890 	.word	0x20000890

08007c08 <__malloc_lock>:
 8007c08:	4801      	ldr	r0, [pc, #4]	; (8007c10 <__malloc_lock+0x8>)
 8007c0a:	f000 b809 	b.w	8007c20 <__retarget_lock_acquire_recursive>
 8007c0e:	bf00      	nop
 8007c10:	20000898 	.word	0x20000898

08007c14 <__malloc_unlock>:
 8007c14:	4801      	ldr	r0, [pc, #4]	; (8007c1c <__malloc_unlock+0x8>)
 8007c16:	f000 b804 	b.w	8007c22 <__retarget_lock_release_recursive>
 8007c1a:	bf00      	nop
 8007c1c:	20000898 	.word	0x20000898

08007c20 <__retarget_lock_acquire_recursive>:
 8007c20:	4770      	bx	lr

08007c22 <__retarget_lock_release_recursive>:
 8007c22:	4770      	bx	lr

08007c24 <_init>:
 8007c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c26:	bf00      	nop
 8007c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c2a:	bc08      	pop	{r3}
 8007c2c:	469e      	mov	lr, r3
 8007c2e:	4770      	bx	lr

08007c30 <_fini>:
 8007c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c32:	bf00      	nop
 8007c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c36:	bc08      	pop	{r3}
 8007c38:	469e      	mov	lr, r3
 8007c3a:	4770      	bx	lr
