{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 03:28:28 2020 " "Info: Processing started: Tue Jul 07 03:28:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X16_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y18; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X16_Y18 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y18; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.246 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.413 ns) 2.246 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X16_Y18 0 " "Info: 3: + IC(0.636 ns) + CELL(0.413 ns) = 2.246 ns; Loc. = M512_X16_Y18; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.41 % ) " "Info: Total cell delay = 1.267 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 43.59 % ) " "Info: Total interconnect delay = 0.979 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.292 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.459 ns) 2.292 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X16_Y18 1 " "Info: 3: + IC(0.636 ns) + CELL(0.459 ns) = 2.292 ns; Loc. = M512_X16_Y18; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 57.29 % ) " "Info: Total cell delay = 1.313 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 42.71 % ) " "Info: Total interconnect delay = 0.979 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5 data32\[5\] clock 5.226 ns memory " "Info: tsu for memory \"main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5\" (data pin = \"data32\[5\]\", clock pin = \"clock\") is 5.226 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.502 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data32\[5\] 1 PIN PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 2; PIN Node = 'data32\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data32[5] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -80 -1128 -960 -64 "data32\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.663 ns) + CELL(0.346 ns) 5.818 ns mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2 2 COMB LCCOMB_X21_Y17_N4 2 " "Info: 2: + IC(4.663 ns) + CELL(0.346 ns) = 5.818 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 2; COMB Node = 'mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.009 ns" { data32[5] mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_unc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.228 ns) 6.386 ns mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~3 3 COMB LCCOMB_X21_Y17_N12 1 " "Info: 3: + IC(0.340 ns) + CELL(0.228 ns) = 6.386 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 1; COMB Node = 'mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_unc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.134 ns) 7.502 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M512_X16_Y20 1 " "Info: 4: + IC(0.982 ns) + CELL(0.134 ns) = 7.502 ns; Loc. = M512_X16_Y20; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 20.22 % ) " "Info: Total cell delay = 1.517 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.985 ns ( 79.78 % ) " "Info: Total interconnect delay = 5.985 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { data32[5] mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { data32[5] {} data32[5]~combout {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.663ns 0.340ns 0.982ns } { 0.000ns 0.809ns 0.346ns 0.228ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.298 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.459 ns) 2.298 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M512_X16_Y20 1 " "Info: 3: + IC(0.642 ns) + CELL(0.459 ns) = 2.298 ns; Loc. = M512_X16_Y20; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 57.14 % ) " "Info: Total cell delay = 1.313 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 42.86 % ) " "Info: Total interconnect delay = 0.985 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { data32[5] mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { data32[5] {} data32[5]~combout {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~3 {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.663ns 0.340ns 0.982ns } { 0.000ns 0.809ns 0.346ns 0.228ns 0.134ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out32\[20\] main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 9.385 ns memory " "Info: tco from clock \"clock\" to destination pin \"out32\[20\]\" through memory \"main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0\" is 9.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.310 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.471 ns) 2.310 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y19 8 " "Info: 3: + IC(0.642 ns) + CELL(0.471 ns) = 2.310 ns; Loc. = M512_X16_Y19; Fanout = 8; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 57.36 % ) " "Info: Total cell delay = 1.325 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 42.64 % ) " "Info: Total interconnect delay = 0.985 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.935 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X16_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y19; Fanout = 8; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|q_b\[4\] 2 MEM M512_X16_Y19 4 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X16_Y19; Fanout = 4; MEM Node = 'main_mem1_8bit:inst\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|q_b\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.357 ns) 2.765 ns mux41_8bit:inst5\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w4_n0_mux_dataout~2 3 COMB LCCOMB_X15_Y17_N12 1 " "Info: 3: + IC(0.615 ns) + CELL(0.357 ns) = 2.765 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 1; COMB Node = 'mux41_8bit:inst5\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w4_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_1oc.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(2.134 ns) 6.935 ns out32\[20\] 4 PIN PIN_P18 0 " "Info: 4: + IC(2.036 ns) + CELL(2.134 ns) = 6.935 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'out32\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 out32[20] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -272 904 920 -96 "out32\[31..0\]" "" } { -123 887 912 -56 "out32\[31..0\]" "" } { -56 798 816 40 "out32\[15..8\]" "" } { -56 1056 1072 40 "out32\[31..24\]" "" } { -56 927 944 40 "out32\[23..16\]" "" } { -56 671 688 40 "out32\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.284 ns ( 61.77 % ) " "Info: Total cell delay = 4.284 ns ( 61.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.651 ns ( 38.23 % ) " "Info: Total interconnect delay = 2.651 ns ( 38.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 out32[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] {} mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 {} out32[20] {} } { 0.000ns 0.000ns 0.615ns 2.036ns } { 0.000ns 1.793ns 0.357ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { clock clock~clkctrl main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 out32[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[4] {} mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 {} out32[20] {} } { 0.000ns 0.000ns 0.615ns 2.036ns } { 0.000ns 1.793ns 0.357ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[0\] out32\[20\] 9.790 ns Longest " "Info: Longest tpd from source pin \"addr\[0\]\" to destination pin \"out32\[20\]\" is 9.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns addr\[0\] 1 PIN PIN_J3 82 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J3; Fanout = 82; PIN Node = 'addr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -104 -1128 -960 -88 "addr\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.528 ns) + CELL(0.272 ns) 5.620 ns mux41_8bit:inst5\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w4_n0_mux_dataout~2 2 COMB LCCOMB_X15_Y17_N12 1 " "Info: 2: + IC(4.528 ns) + CELL(0.272 ns) = 5.620 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 1; COMB Node = 'mux41_8bit:inst5\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w4_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { addr[0] mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_1oc.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(2.134 ns) 9.790 ns out32\[20\] 3 PIN PIN_P18 0 " "Info: 3: + IC(2.036 ns) + CELL(2.134 ns) = 9.790 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'out32\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 out32[20] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -272 904 920 -96 "out32\[31..0\]" "" } { -123 887 912 -56 "out32\[31..0\]" "" } { -56 798 816 40 "out32\[15..8\]" "" } { -56 1056 1072 40 "out32\[31..24\]" "" } { -56 927 944 40 "out32\[23..16\]" "" } { -56 671 688 40 "out32\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 32.95 % ) " "Info: Total cell delay = 3.226 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.564 ns ( 67.05 % ) " "Info: Total interconnect delay = 6.564 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { addr[0] mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 out32[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { addr[0] {} addr[0]~combout {} mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~2 {} out32[20] {} } { 0.000ns 0.000ns 4.528ns 2.036ns } { 0.000ns 0.820ns 0.272ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 addr\[2\] clock -2.510 ns memory " "Info: th for memory \"main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0\" (data pin = \"addr\[2\]\", clock pin = \"clock\") is -2.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.310 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.471 ns) 2.310 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y20 8 " "Info: 3: + IC(0.642 ns) + CELL(0.471 ns) = 2.310 ns; Loc. = M512_X16_Y20; Fanout = 8; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 57.36 % ) " "Info: Total cell delay = 1.325 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 42.64 % ) " "Info: Total interconnect delay = 0.985 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.023 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns addr\[2\] 1 PIN PIN_D11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 16; PIN Node = 'addr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -104 -1128 -960 -88 "addr\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.067 ns) + CELL(0.129 ns) 5.023 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M512_X16_Y20 8 " "Info: 2: + IC(4.067 ns) + CELL(0.129 ns) = 5.023 ns; Loc. = M512_X16_Y20; Fanout = 8; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.196 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.956 ns ( 19.03 % ) " "Info: Total cell delay = 0.956 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.067 ns ( 80.97 % ) " "Info: Total interconnect delay = 4.067 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { addr[2] {} addr[2]~combout {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 4.067ns } { 0.000ns 0.827ns 0.129ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { addr[2] {} addr[2]~combout {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 4.067ns } { 0.000ns 0.827ns 0.129ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 03:28:30 2020 " "Info: Processing ended: Tue Jul 07 03:28:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
