ibrary IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MUX_Branchs is	
	port(
		A,B,C,D : in std_logic;
		S: in std_logic_vector(2 downto 0);
		Z: out std_logic;
end MUX_Branchs;

architecture MUX_Branchs_arch of MUX_Branchs is
	signal A_sign, B_sign, C_sign, D_sign, Z_sign: std_logic;
	signal S_sign: std_logic;
begin	
	A_sign <= A;
	B_sign <= B;
	S_sign <= S;
	Z 		 <= Z_sign;
	
	Z_sign <= A_sign	when S_sign = '0' else B_sign;
end MUX_arch;