// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module portFilter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        port_cmd_V_TVALID,
        portLookupReqFifo_V_s_dout,
        portLookupReqFifo_V_s_empty_n,
        portLookupReqFifo_V_s_read,
        portStatusFifo_V_din,
        portStatusFifo_V_full_n,
        portStatusFifo_V_write,
        port_cmd_V_TDATA,
        port_cmd_V_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   port_cmd_V_TVALID;
input  [15:0] portLookupReqFifo_V_s_dout;
input   portLookupReqFifo_V_s_empty_n;
output   portLookupReqFifo_V_s_read;
output  [0:0] portStatusFifo_V_din;
input   portStatusFifo_V_full_n;
output   portStatusFifo_V_write;
input  [31:0] port_cmd_V_TDATA;
output   port_cmd_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg portLookupReqFifo_V_s_read;
reg portStatusFifo_V_write;
reg port_cmd_V_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_52_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_158;
wire   [0:0] tmp_5_nbreadreq_fu_66_p3;
reg    ap_predicate_op15_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_158_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_176;
reg    ap_predicate_op30_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] portList_address0;
reg    portList_ce0;
reg    portList_we0;
reg   [0:0] portList_d0;
wire   [0:0] portList_q0;
reg    port_cmd_V_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    portLookupReqFifo_V_s_blk_n;
reg    portStatusFifo_V_blk_n;
reg   [15:0] tmp_port_V_load_new6_reg_162;
wire   [0:0] icmp_ln879_fu_133_p2;
reg   [0:0] icmp_ln879_reg_168;
wire   [0:0] icmp_ln879_1_fu_139_p2;
reg   [0:0] icmp_ln879_1_reg_172;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln544_1_fu_145_p1;
wire   [63:0] zext_ln544_2_fu_150_p1;
wire   [63:0] zext_ln544_fu_154_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] trunc_ln321_fu_119_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_147;
reg    ap_condition_110;
reg    ap_condition_230;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

portFilter_portList #(
    .DataWidth( 1 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
portList_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(portList_address0),
    .ce0(portList_ce0),
    .we0(portList_we0),
    .d0(portList_d0),
    .q0(portList_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_fu_133_p2 == 1'd0) & (tmp_nbreadreq_fu_52_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_1_reg_172 <= icmp_ln879_1_fu_139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_52_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_reg_168 <= icmp_ln879_fu_133_p2;
        tmp_port_V_load_new6_reg_162 <= {{port_cmd_V_TDATA[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_158 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_176 <= tmp_5_nbreadreq_fu_66_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_158 <= tmp_nbreadreq_fu_52_p3;
        tmp_reg_158_pp0_iter1_reg <= tmp_reg_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_110)) begin
        if (((tmp_reg_158 == 1'd1) & (icmp_ln879_reg_168 == 1'd1))) begin
            portList_address0 = zext_ln544_fu_154_p1;
        end else if ((1'b1 == ap_condition_147)) begin
            portList_address0 = zext_ln544_2_fu_150_p1;
        end else if (((tmp_reg_158 == 1'd0) & (tmp_5_nbreadreq_fu_66_p3 == 1'd1))) begin
            portList_address0 = zext_ln544_1_fu_145_p1;
        end else begin
            portList_address0 = 'bx;
        end
    end else begin
        portList_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_158 == 1'd1) & (icmp_ln879_reg_168 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_reg_168 == 1'd0) & (tmp_reg_158 == 1'd1) & (icmp_ln879_1_reg_172 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_158 == 1'd0) & (tmp_5_nbreadreq_fu_66_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        portList_ce0 = 1'b1;
    end else begin
        portList_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if ((icmp_ln879_reg_168 == 1'd1)) begin
            portList_d0 = 1'd1;
        end else if (((icmp_ln879_reg_168 == 1'd0) & (icmp_ln879_1_reg_172 == 1'd1))) begin
            portList_d0 = 1'd0;
        end else begin
            portList_d0 = 'bx;
        end
    end else begin
        portList_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_158 == 1'd1) & (icmp_ln879_reg_168 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_reg_168 == 1'd0) & (tmp_reg_158 == 1'd1) & (icmp_ln879_1_reg_172 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        portList_we0 = 1'b1;
    end else begin
        portList_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        portLookupReqFifo_V_s_blk_n = portLookupReqFifo_V_s_empty_n;
    end else begin
        portLookupReqFifo_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1))) begin
        portLookupReqFifo_V_s_read = 1'b1;
    end else begin
        portLookupReqFifo_V_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op30_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        portStatusFifo_V_blk_n = portStatusFifo_V_full_n;
    end else begin
        portStatusFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op30_write_state3 == 1'b1))) begin
        portStatusFifo_V_write = 1'b1;
    end else begin
        portStatusFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_52_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        port_cmd_V_TDATA_blk_n = port_cmd_V_TVALID;
    end else begin
        port_cmd_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_52_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        port_cmd_V_TREADY = 1'b1;
    end else begin
        port_cmd_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((portStatusFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op30_write_state3 == 1'b1)) | ((portLookupReqFifo_V_s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_52_p3 == 1'd1) & (port_cmd_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((portStatusFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op30_write_state3 == 1'b1)) | ((portLookupReqFifo_V_s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_52_p3 == 1'd1) & (port_cmd_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((portStatusFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op30_write_state3 == 1'b1)) | ((portLookupReqFifo_V_s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_52_p3 == 1'd1) & (port_cmd_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_52_p3 == 1'd1) & (port_cmd_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((portLookupReqFifo_V_s_empty_n == 1'b0) & (ap_predicate_op15_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((portStatusFifo_V_full_n == 1'b0) & (ap_predicate_op30_write_state3 == 1'b1));
end

always @ (*) begin
    ap_condition_110 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_147 = ((icmp_ln879_reg_168 == 1'd0) & (tmp_reg_158 == 1'd1) & (icmp_ln879_1_reg_172 == 1'd1));
end

always @ (*) begin
    ap_condition_230 = ((tmp_reg_158 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op15_read_state2 = ((tmp_reg_158 == 1'd0) & (tmp_5_nbreadreq_fu_66_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op30_write_state3 = ((tmp_reg_158_pp0_iter1_reg == 1'd0) & (tmp_5_reg_176 == 1'd1));
end

assign icmp_ln879_1_fu_139_p2 = ((trunc_ln321_fu_119_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_133_p2 = ((trunc_ln321_fu_119_p1 == 16'd1) ? 1'b1 : 1'b0);

assign portStatusFifo_V_din = portList_q0;

assign tmp_5_nbreadreq_fu_66_p3 = portLookupReqFifo_V_s_empty_n;

assign tmp_nbreadreq_fu_52_p3 = port_cmd_V_TVALID;

assign trunc_ln321_fu_119_p1 = port_cmd_V_TDATA[15:0];

assign zext_ln544_1_fu_145_p1 = portLookupReqFifo_V_s_dout;

assign zext_ln544_2_fu_150_p1 = tmp_port_V_load_new6_reg_162;

assign zext_ln544_fu_154_p1 = tmp_port_V_load_new6_reg_162;

endmodule //portFilter
