18:28:21 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/IDE.log'.
18:28:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\temp_xsdb_launch_script.tcl
18:28:25 INFO  : Registering command handlers for Vitis TCF services
18:28:26 INFO  : Platform repository initialization has completed.
18:28:27 INFO  : XSCT server has started successfully.
18:28:27 INFO  : Successfully done setting XSCT server connection channel  
18:28:27 INFO  : plnx-install-location is set to ''
18:28:27 INFO  : Successfully done setting workspace for the tool. 
18:28:27 INFO  : Successfully done query RDI_DATADIR 
18:28:55 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
18:28:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:28:56 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:28:57 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
18:29:03 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
18:29:56 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
18:29:56 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:29:57 INFO  : Checking for BSP changes to sync application flags for project 'COLOR_DETECT'...
18:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:45 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:30:45 INFO  : 'jtag frequency' command is executed.
18:30:46 INFO  : Context for 'APU' is selected.
18:30:46 INFO  : System reset is completed.
18:30:49 INFO  : 'after 3000' command is executed.
18:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
18:30:52 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
18:30:52 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
18:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:52 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/psinit/ps7_init.tcl' is done.
18:30:53 INFO  : 'ps7_init' command is executed.
18:30:53 INFO  : 'ps7_post_config' command is executed.
18:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:53 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/Debug/COLOR_DETECT.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/Debug/COLOR_DETECT.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:53 INFO  : 'con' command is executed.
18:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:53 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT_system\_ide\scripts\debugger_color_detect-default.tcl'
18:49:25 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
18:49:34 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
18:49:34 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:49:39 INFO  : Checking for BSP changes to sync application flags for project 'COLOR_DETECT'...
18:49:42 INFO  : The hardware specification used by project 'COLOR_DETECT' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:49:42 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
18:49:42 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT\_ide\bitstream' in project 'COLOR_DETECT'.
18:49:42 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:49:45 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT\_ide\psinit' in project 'COLOR_DETECT'.
18:50:04 INFO  : Disconnected from the channel tcfchan#3.
18:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:05 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:50:05 ERROR : port closed
18:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:50:05 ERROR : port closed
18:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:17 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:50:17 INFO  : 'jtag frequency' command is executed.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:17 INFO  : System reset is completed.
18:50:20 INFO  : 'after 3000' command is executed.
18:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
18:50:22 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
18:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/psinit/ps7_init.tcl' is done.
18:50:22 INFO  : 'ps7_init' command is executed.
18:50:22 INFO  : 'ps7_post_config' command is executed.
18:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:22 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/Debug/COLOR_DETECT.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_COLOR_DETECT/VitisPrj/COLOR_DETECT/Debug/COLOR_DETECT.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:23 INFO  : 'con' command is executed.
18:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:23 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_COLOR_DETECT\VitisPrj\COLOR_DETECT_system\_ide\scripts\systemdebugger_color_detect_system_standalone.tcl'
18:58:07 INFO  : Disconnected from the channel tcfchan#6.
