Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 28 16:08:39 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (933)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (933)
--------------------------------
 There are 933 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.506        0.000                      0                 1984        0.021        0.000                      0                 1984        3.000        0.000                       0                   939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          44.506        0.000                      0                 1984        0.170        0.000                      0                 1984       49.500        0.000                       0                   935  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        44.515        0.000                      0                 1984        0.170        0.000                      0                 1984       49.500        0.000                       0                   935  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         44.506        0.000                      0                 1984        0.021        0.000                      0                 1984  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       44.506        0.000                      0                 1984        0.021        0.000                      0                 1984  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.506ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.804ns (16.453%)  route 4.083ns (83.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.906     0.490    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.326     0.816 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.177     3.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_29
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.519    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.149    48.909    
    SLICE_X11Y67         FDRE (Setup_fdre_C_CE)      -0.410    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 44.506    

Slack (MET) :             44.590ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.715ns (14.071%)  route 4.366ns (85.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.501     4.188    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.202    48.778    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]
  -------------------------------------------------------------------
                         required time                         48.778    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 44.590    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.653ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.715ns (14.140%)  route 4.342ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.476     4.163    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.164    48.816    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 44.653    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X1Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[2]
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.066    -0.478    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X10Y57         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/Q
                         net (fo=1, routed)           0.115    -0.311    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[7]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.064    -0.488    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.315    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[0]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.046    -0.498    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/Q
                         net (fo=1, routed)           0.113    -0.337    cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.070    -0.521    cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y57         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/Q
                         net (fo=1, routed)           0.110    -0.316    cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]__0
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070    -0.503    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/Q
                         net (fo=1, routed)           0.116    -0.334    cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.525    cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X6Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.283    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[15]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.474    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.654%)  route 0.132ns (48.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/Q
                         net (fo=4, routed)           0.132    -0.316    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.064    -0.509    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.746%)  route 0.167ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X11Y58         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/Q
                         net (fo=1, routed)           0.167    -0.282    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[2]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.076    -0.476    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.572    -0.592    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y62         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/Q
                         net (fo=2, routed)           0.147    -0.305    cpu/core_1/core_pipeline/fet_de_register_reg[instruction_n_0_][15]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121    -0.454    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y52      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y52      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y77     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y73     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y76      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y76      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y75      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y64     cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y64     cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y74      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y77      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[4][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y74      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.515ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.804ns (16.453%)  route 4.083ns (83.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.906     0.490    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.326     0.816 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.177     3.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_29
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.519    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.140    48.919    
    SLICE_X11Y67         FDRE (Setup_fdre_C_CE)      -0.410    48.509    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.509    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 44.515    

Slack (MET) :             44.600ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.715ns (14.071%)  route 4.366ns (85.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.501     4.188    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.140    48.990    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.202    48.788    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]
  -------------------------------------------------------------------
                         required time                         48.788    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 44.600    

Slack (MET) :             44.640ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.140    48.930    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.640    

Slack (MET) :             44.640ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.140    48.930    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.640    

Slack (MET) :             44.640ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.140    48.930    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.640    

Slack (MET) :             44.640ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.140    48.930    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.640    

Slack (MET) :             44.640ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.140    48.930    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.640    

Slack (MET) :             44.663ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.715ns (14.140%)  route 4.342ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.476     4.163    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.140    48.990    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.164    48.826    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]
  -------------------------------------------------------------------
                         required time                         48.826    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 44.663    

Slack (MET) :             44.687ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.140    48.932    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.687    

Slack (MET) :             44.687ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.140    48.932    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.564    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X1Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[2]
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.066    -0.478    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X10Y57         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/Q
                         net (fo=1, routed)           0.115    -0.311    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[7]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.064    -0.488    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.315    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[0]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.046    -0.498    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/Q
                         net (fo=1, routed)           0.113    -0.337    cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.070    -0.521    cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y57         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/Q
                         net (fo=1, routed)           0.110    -0.316    cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]__0
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070    -0.503    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/Q
                         net (fo=1, routed)           0.116    -0.334    cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.525    cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X6Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.283    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[15]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.474    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.654%)  route 0.132ns (48.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/Q
                         net (fo=4, routed)           0.132    -0.316    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.064    -0.509    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.746%)  route 0.167ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X11Y58         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/Q
                         net (fo=1, routed)           0.167    -0.282    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[2]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.076    -0.476    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.572    -0.592    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y62         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/Q
                         net (fo=2, routed)           0.147    -0.305    cpu/core_1/core_pipeline/fet_de_register_reg[instruction_n_0_][15]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121    -0.454    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y52      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y52      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y77     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y51      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y73     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y76      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y76      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y75      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y64     cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y64     cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y74      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y77      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[4][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y74      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.506ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.804ns (16.453%)  route 4.083ns (83.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.906     0.490    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.326     0.816 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.177     3.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_29
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.519    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.149    48.909    
    SLICE_X11Y67         FDRE (Setup_fdre_C_CE)      -0.410    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 44.506    

Slack (MET) :             44.590ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.715ns (14.071%)  route 4.366ns (85.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.501     4.188    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.202    48.778    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]
  -------------------------------------------------------------------
                         required time                         48.778    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 44.590    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.653ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.715ns (14.140%)  route 4.342ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.476     4.163    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.164    48.816    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 44.653    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X1Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[2]
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.149    -0.395    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.066    -0.329    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X10Y57         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/Q
                         net (fo=1, routed)           0.115    -0.311    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[7]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.064    -0.339    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.315    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[0]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.149    -0.395    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.046    -0.349    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/Q
                         net (fo=1, routed)           0.113    -0.337    cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.070    -0.372    cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y57         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/Q
                         net (fo=1, routed)           0.110    -0.316    cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]__0
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070    -0.354    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/Q
                         net (fo=1, routed)           0.116    -0.334    cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.376    cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X6Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.283    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[15]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.149    -0.372    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.325    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.654%)  route 0.132ns (48.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/Q
                         net (fo=4, routed)           0.132    -0.316    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.064    -0.360    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.746%)  route 0.167ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X11Y58         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/Q
                         net (fo=1, routed)           0.167    -0.282    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[2]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.076    -0.327    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.572    -0.592    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y62         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/Q
                         net (fo=2, routed)           0.147    -0.305    cpu/core_1/core_pipeline/fet_de_register_reg[instruction_n_0_][15]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.149    -0.426    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121    -0.305    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.506ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.804ns (16.453%)  route 4.083ns (83.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.906     0.490    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.326     0.816 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.177     3.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_29
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.519    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y67         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.149    48.909    
    SLICE_X11Y67         FDRE (Setup_fdre_C_CE)      -0.410    48.499    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 44.506    

Slack (MET) :             44.590ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.715ns (14.071%)  route 4.366ns (85.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.501     4.188    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.202    48.778    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][27]
  -------------------------------------------------------------------
                         required time                         48.778    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 44.590    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][16]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][18]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.802ns (16.647%)  route 4.016ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=18, routed)          0.866     0.450    cpu/core_1/core_pipeline/stage_decode/register_file/Q[3]
    SLICE_X15Y56         LUT5 (Prop_lut5_I3_O)        0.324     0.774 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.150     3.924    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.512    48.492    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y71         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.069    
                         clock uncertainty           -0.149    48.920    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.366    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.653ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.715ns (14.140%)  route 4.342ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.866     0.391    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][0]_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.296     0.687 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26][31]_i_1/O
                         net (fo=32, routed)          3.476     4.163    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.590    48.570    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X2Y73          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.129    
                         clock uncertainty           -0.149    48.980    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.164    48.816    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[26][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 44.653    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    

Slack (MET) :             44.678ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.664ns (13.921%)  route 4.106ns (86.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.646    -0.894    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.921     0.545    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.146     0.691 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.185     3.876    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.514    48.494    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X14Y68         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.071    
                         clock uncertainty           -0.149    48.922    
    SLICE_X14Y68         FDRE (Setup_fdre_C_CE)      -0.368    48.554    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 44.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X1Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[2]
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X1Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.149    -0.395    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.066    -0.329    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X10Y57         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][7]/Q
                         net (fo=1, routed)           0.115    -0.311    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[7]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.064    -0.339    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y57          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.315    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[0]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.149    -0.395    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.046    -0.349    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]/Q
                         net (fo=1, routed)           0.113    -0.337    cpu/core_1/core_pipeline/fet_de_register_reg[pc][3]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.070    -0.372    cpu/core_1/core_pipeline/de_ex_register_reg[pc][3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y57         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]/Q
                         net (fo=1, routed)           0.110    -0.316    cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_en]__0
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070    -0.354    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]/Q
                         net (fo=1, routed)           0.116    -0.334    cpu/core_1/core_pipeline/fet_de_register_reg[pc][6]
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y61          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.376    cpu/core_1/core_pipeline/de_ex_register_reg[pc][6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.603    -0.561    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X6Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.283    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[15]
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.877    -0.796    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X3Y56          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.149    -0.372    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.325    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.654%)  route 0.132ns (48.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y56         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]/Q
                         net (fo=4, routed)           0.132    -0.316    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][4]
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y55         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.149    -0.424    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.064    -0.360    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.746%)  route 0.167ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.574    -0.590    cpu/core_1/core_pipeline/CLK
    SLICE_X11Y58         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][2]/Q
                         net (fo=1, routed)           0.167    -0.282    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[15]_1[2]
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X8Y56          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.076    -0.327    cpu/axi_interconnect/axi_master_1/write_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.572    -0.592    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y62         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/core_1/core_pipeline/fet_de_register_reg[instruction][15]/Q
                         net (fo=2, routed)           0.147    -0.305    cpu/core_1/core_pipeline/fet_de_register_reg[instruction_n_0_][15]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    cpu/core_1/core_pipeline/de_ex_register[immediate_data][15]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y61         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.149    -0.426    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121    -0.305    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_data][15]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.045    





