<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx25821 › cx25821-reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx25821-reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for the Conexant CX25821 PCIe bridge</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 Conexant Systems Inc.</span>
<span class="cm"> *  Authors  &lt;shu.lin@conexant.com&gt;, &lt;hiep.huynh@conexant.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CX25821_REGISTERS__</span>
<span class="cp">#define __CX25821_REGISTERS__</span>

<span class="cm">/* Risc Instructions */</span>
<span class="cp">#define RISC_CNT_INC	 0x00010000</span>
<span class="cp">#define RISC_CNT_RESET	 0x00030000</span>
<span class="cp">#define RISC_IRQ1		 0x01000000</span>
<span class="cp">#define RISC_IRQ2		 0x02000000</span>
<span class="cp">#define RISC_EOL		 0x04000000</span>
<span class="cp">#define RISC_SOL		 0x08000000</span>
<span class="cp">#define RISC_WRITE		 0x10000000</span>
<span class="cp">#define RISC_SKIP		 0x20000000</span>
<span class="cp">#define RISC_JUMP		 0x70000000</span>
<span class="cp">#define RISC_SYNC		 0x80000000</span>
<span class="cp">#define RISC_RESYNC		 0x80008000</span>
<span class="cp">#define RISC_READ		 0x90000000</span>
<span class="cp">#define RISC_WRITERM	 0xB0000000</span>
<span class="cp">#define RISC_WRITECM	 0xC0000000</span>
<span class="cp">#define RISC_WRITECR	 0xD0000000</span>
<span class="cp">#define RISC_WRITEC		 0x50000000</span>
<span class="cp">#define RISC_READC		 0xA0000000</span>

<span class="cp">#define RISC_SYNC_ODD		 0x00000000</span>
<span class="cp">#define RISC_SYNC_EVEN		 0x00000200</span>
<span class="cp">#define RISC_SYNC_ODD_VBI	 0x00000006</span>
<span class="cp">#define RISC_SYNC_EVEN_VBI	 0x00000207</span>
<span class="cp">#define RISC_NOOP			 0xF0000000</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">* ASB SRAM</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#define  TX_SRAM                   0x000000	</span><span class="cm">/* Transmit SRAM */</span><span class="cp"></span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define  RX_RAM                    0x010000	</span><span class="cm">/* Receive SRAM */</span><span class="cp"></span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">* Application Layer (AL)</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#define  DEV_CNTRL2                0x040000	</span><span class="cm">/* Device control */</span><span class="cp"></span>
<span class="cp">#define  FLD_RUN_RISC              0x00000020</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  PCI_INT_MSK               0x040010	</span><span class="cm">/* PCI interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  PCI_INT_STAT              0x040014	</span><span class="cm">/* PCI interrupt status */</span><span class="cp"></span>
<span class="cp">#define  PCI_INT_MSTAT             0x040018	</span><span class="cm">/* PCI interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  FLD_HAMMERHEAD_INT        (1 &lt;&lt; 27)</span>
<span class="cp">#define  FLD_UART_INT              (1 &lt;&lt; 26)</span>
<span class="cp">#define  FLD_IRQN_INT              (1 &lt;&lt; 25)</span>
<span class="cp">#define  FLD_TM_INT                (1 &lt;&lt; 28)</span>
<span class="cp">#define  FLD_I2C_3_RACK            (1 &lt;&lt; 27)</span>
<span class="cp">#define  FLD_I2C_3_INT             (1 &lt;&lt; 26)</span>
<span class="cp">#define  FLD_I2C_2_RACK            (1 &lt;&lt; 25)</span>
<span class="cp">#define  FLD_I2C_2_INT             (1 &lt;&lt; 24)</span>
<span class="cp">#define  FLD_I2C_1_RACK            (1 &lt;&lt; 23)</span>
<span class="cp">#define  FLD_I2C_1_INT             (1 &lt;&lt; 22)</span>

<span class="cp">#define  FLD_APB_DMA_BERR_INT      (1 &lt;&lt; 21)</span>
<span class="cp">#define  FLD_AL_WR_BERR_INT        (1 &lt;&lt; 20)</span>
<span class="cp">#define  FLD_AL_RD_BERR_INT        (1 &lt;&lt; 19)</span>
<span class="cp">#define  FLD_RISC_WR_BERR_INT      (1 &lt;&lt; 18)</span>
<span class="cp">#define  FLD_RISC_RD_BERR_INT      (1 &lt;&lt; 17)</span>

<span class="cp">#define  FLD_VID_I_INT             (1 &lt;&lt; 8)</span>
<span class="cp">#define  FLD_VID_H_INT             (1 &lt;&lt; 7)</span>
<span class="cp">#define  FLD_VID_G_INT             (1 &lt;&lt; 6)</span>
<span class="cp">#define  FLD_VID_F_INT             (1 &lt;&lt; 5)</span>
<span class="cp">#define  FLD_VID_E_INT             (1 &lt;&lt; 4)</span>
<span class="cp">#define  FLD_VID_D_INT             (1 &lt;&lt; 3)</span>
<span class="cp">#define  FLD_VID_C_INT             (1 &lt;&lt; 2)</span>
<span class="cp">#define  FLD_VID_B_INT             (1 &lt;&lt; 1)</span>
<span class="cp">#define  FLD_VID_A_INT             (1 &lt;&lt; 0)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_A_INT_MSK             0x040020	</span><span class="cm">/* Video A interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_A_INT_STAT            0x040024	</span><span class="cm">/* Video A interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_A_INT_MSTAT           0x040028	</span><span class="cm">/* Video A interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_A_INT_SSTAT           0x04002C	</span><span class="cm">/* Video A interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_INT_MSK             0x040030	</span><span class="cm">/* Video B interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_B_INT_STAT            0x040034	</span><span class="cm">/* Video B interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_B_INT_MSTAT           0x040038	</span><span class="cm">/* Video B interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_B_INT_SSTAT           0x04003C	</span><span class="cm">/* Video B interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_C_INT_MSK             0x040040	</span><span class="cm">/* Video C interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_C_INT_STAT            0x040044	</span><span class="cm">/* Video C interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_C_INT_MSTAT           0x040048	</span><span class="cm">/* Video C interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_C_INT_SSTAT           0x04004C	</span><span class="cm">/* Video C interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_D_INT_MSK             0x040050	</span><span class="cm">/* Video D interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_D_INT_STAT            0x040054	</span><span class="cm">/* Video D interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_D_INT_MSTAT           0x040058	</span><span class="cm">/* Video D interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_D_INT_SSTAT           0x04005C	</span><span class="cm">/* Video D interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_E_INT_MSK             0x040060	</span><span class="cm">/* Video E interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_E_INT_STAT            0x040064	</span><span class="cm">/* Video E interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_E_INT_MSTAT           0x040068	</span><span class="cm">/* Video E interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_E_INT_SSTAT           0x04006C	</span><span class="cm">/* Video E interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_F_INT_MSK             0x040070	</span><span class="cm">/* Video F interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_F_INT_STAT            0x040074	</span><span class="cm">/* Video F interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_F_INT_MSTAT           0x040078	</span><span class="cm">/* Video F interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_F_INT_SSTAT           0x04007C	</span><span class="cm">/* Video F interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_G_INT_MSK             0x040080	</span><span class="cm">/* Video G interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_G_INT_STAT            0x040084	</span><span class="cm">/* Video G interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_G_INT_MSTAT           0x040088	</span><span class="cm">/* Video G interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_G_INT_SSTAT           0x04008C	</span><span class="cm">/* Video G interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_H_INT_MSK             0x040090	</span><span class="cm">/* Video H interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_H_INT_STAT            0x040094	</span><span class="cm">/* Video H interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_H_INT_MSTAT           0x040098	</span><span class="cm">/* Video H interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_H_INT_SSTAT           0x04009C	</span><span class="cm">/* Video H interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_I_INT_MSK             0x0400A0	</span><span class="cm">/* Video I interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_I_INT_STAT            0x0400A4	</span><span class="cm">/* Video I interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_I_INT_MSTAT           0x0400A8	</span><span class="cm">/* Video I interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_I_INT_SSTAT           0x0400AC	</span><span class="cm">/* Video I interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_J_INT_MSK             0x0400B0	</span><span class="cm">/* Video J interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  VID_J_INT_STAT            0x0400B4	</span><span class="cm">/* Video J interrupt status */</span><span class="cp"></span>
<span class="cp">#define  VID_J_INT_MSTAT           0x0400B8	</span><span class="cm">/* Video J interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  VID_J_INT_SSTAT           0x0400BC	</span><span class="cm">/* Video J interrupt set status */</span><span class="cp"></span>

<span class="cp">#define  FLD_VID_SRC_OPC_ERR       0x00020000</span>
<span class="cp">#define  FLD_VID_DST_OPC_ERR       0x00010000</span>
<span class="cp">#define  FLD_VID_SRC_SYNC          0x00002000</span>
<span class="cp">#define  FLD_VID_DST_SYNC          0x00001000</span>
<span class="cp">#define  FLD_VID_SRC_UF            0x00000200</span>
<span class="cp">#define  FLD_VID_DST_OF            0x00000100</span>
<span class="cp">#define  FLD_VID_SRC_RISC2         0x00000020</span>
<span class="cp">#define  FLD_VID_DST_RISC2         0x00000010</span>
<span class="cp">#define  FLD_VID_SRC_RISC1         0x00000002</span>
<span class="cp">#define  FLD_VID_DST_RISC1         0x00000001</span>
<span class="cp">#define  FLD_VID_SRC_ERRORS		(FLD_VID_SRC_OPC_ERR | FLD_VID_SRC_SYNC | FLD_VID_SRC_UF)</span>
<span class="cp">#define  FLD_VID_DST_ERRORS		(FLD_VID_DST_OPC_ERR | FLD_VID_DST_SYNC | FLD_VID_DST_OF)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_A_INT_MSK             0x0400C0	</span><span class="cm">/* Audio Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_A_INT_STAT            0x0400C4	</span><span class="cm">/* Audio Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_A_INT_MSTAT           0x0400C8	</span><span class="cm">/* Audio Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_A_INT_SSTAT           0x0400CC	</span><span class="cm">/* Audio Int interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_B_INT_MSK             0x0400D0	</span><span class="cm">/* Audio Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_B_INT_STAT            0x0400D4	</span><span class="cm">/* Audio Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_B_INT_MSTAT           0x0400D8	</span><span class="cm">/* Audio Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_B_INT_SSTAT           0x0400DC	</span><span class="cm">/* Audio Int interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_C_INT_MSK             0x0400E0	</span><span class="cm">/* Audio Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_C_INT_STAT            0x0400E4	</span><span class="cm">/* Audio Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_C_INT_MSTAT           0x0400E8	</span><span class="cm">/* Audio Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_C_INT_SSTAT           0x0400EC	</span><span class="cm">/* Audio Int interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_D_INT_MSK             0x0400F0	</span><span class="cm">/* Audio Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_D_INT_STAT            0x0400F4	</span><span class="cm">/* Audio Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_D_INT_MSTAT           0x0400F8	</span><span class="cm">/* Audio Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_D_INT_SSTAT           0x0400FC	</span><span class="cm">/* Audio Int interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_E_INT_MSK             0x040100	</span><span class="cm">/* Audio Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_E_INT_STAT            0x040104	</span><span class="cm">/* Audio Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_E_INT_MSTAT           0x040108	</span><span class="cm">/* Audio Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_E_INT_SSTAT           0x04010C	</span><span class="cm">/* Audio Int interrupt set status */</span><span class="cp"></span>

<span class="cp">#define  FLD_AUD_SRC_OPC_ERR       0x00020000</span>
<span class="cp">#define  FLD_AUD_DST_OPC_ERR       0x00010000</span>
<span class="cp">#define  FLD_AUD_SRC_SYNC          0x00002000</span>
<span class="cp">#define  FLD_AUD_DST_SYNC          0x00001000</span>
<span class="cp">#define  FLD_AUD_SRC_OF            0x00000200</span>
<span class="cp">#define  FLD_AUD_DST_OF            0x00000100</span>
<span class="cp">#define  FLD_AUD_SRC_RISCI2        0x00000020</span>
<span class="cp">#define  FLD_AUD_DST_RISCI2        0x00000010</span>
<span class="cp">#define  FLD_AUD_SRC_RISCI1        0x00000002</span>
<span class="cp">#define  FLD_AUD_DST_RISCI1        0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MBIF_A_INT_MSK             0x040110	</span><span class="cm">/* MBIF Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  MBIF_A_INT_STAT            0x040114	</span><span class="cm">/* MBIF Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  MBIF_A_INT_MSTAT           0x040118	</span><span class="cm">/* MBIF Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  MBIF_A_INT_SSTAT           0x04011C	</span><span class="cm">/* MBIF Int interrupt set status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MBIF_B_INT_MSK             0x040120	</span><span class="cm">/* MBIF Int interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  MBIF_B_INT_STAT            0x040124	</span><span class="cm">/* MBIF Int interrupt status */</span><span class="cp"></span>
<span class="cp">#define  MBIF_B_INT_MSTAT           0x040128	</span><span class="cm">/* MBIF Int interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  MBIF_B_INT_SSTAT           0x04012C	</span><span class="cm">/* MBIF Int interrupt set status */</span><span class="cp"></span>

<span class="cp">#define  FLD_MBIF_DST_OPC_ERR       0x00010000</span>
<span class="cp">#define  FLD_MBIF_DST_SYNC          0x00001000</span>
<span class="cp">#define  FLD_MBIF_DST_OF            0x00000100</span>
<span class="cp">#define  FLD_MBIF_DST_RISCI2        0x00000010</span>
<span class="cp">#define  FLD_MBIF_DST_RISCI1        0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_EXT_INT_MSK           0x040060	</span><span class="cm">/* Audio Ext interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  AUD_EXT_INT_STAT          0x040064	</span><span class="cm">/* Audio Ext interrupt status */</span><span class="cp"></span>
<span class="cp">#define  AUD_EXT_INT_MSTAT         0x040068	</span><span class="cm">/* Audio Ext interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  AUD_EXT_INT_SSTAT         0x04006C	</span><span class="cm">/* Audio Ext interrupt set status */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_EXT_OPC_ERR       0x00010000</span>
<span class="cp">#define  FLD_AUD_EXT_SYNC          0x00001000</span>
<span class="cp">#define  FLD_AUD_EXT_OF            0x00000100</span>
<span class="cp">#define  FLD_AUD_EXT_RISCI2        0x00000010</span>
<span class="cp">#define  FLD_AUD_EXT_RISCI1        0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  GPIO_LO                   0x110010	</span><span class="cm">/* Lower  of GPIO pins [31:0] */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI                   0x110014	</span><span class="cm">/* Upper WORD  of GPIO pins [47:31] */</span><span class="cp"></span>

<span class="cp">#define  GPIO_LO_OE                0x110018	</span><span class="cm">/* Lower  of GPIO output enable [31:0] */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI_OE                0x11001C	</span><span class="cm">/* Upper word  of GPIO output enable [47:32] */</span><span class="cp"></span>

<span class="cp">#define  GPIO_LO_INT_MSK           0x11003C	</span><span class="cm">/* GPIO interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  GPIO_LO_INT_STAT          0x110044	</span><span class="cm">/* GPIO interrupt status */</span><span class="cp"></span>
<span class="cp">#define  GPIO_LO_INT_MSTAT         0x11004C	</span><span class="cm">/* GPIO interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  GPIO_LO_ISM_SNS           0x110054	</span><span class="cm">/* GPIO interrupt sensitivity */</span><span class="cp"></span>
<span class="cp">#define  GPIO_LO_ISM_POL           0x11005C	</span><span class="cm">/* GPIO interrupt polarity */</span><span class="cp"></span>

<span class="cp">#define  GPIO_HI_INT_MSK           0x110040	</span><span class="cm">/* GPIO interrupt mask */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI_INT_STAT          0x110048	</span><span class="cm">/* GPIO interrupt status */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI_INT_MSTAT         0x110050	</span><span class="cm">/* GPIO interrupt masked status */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI_ISM_SNS           0x110058	</span><span class="cm">/* GPIO interrupt sensitivity */</span><span class="cp"></span>
<span class="cp">#define  GPIO_HI_ISM_POL           0x110060	</span><span class="cm">/* GPIO interrupt polarity */</span><span class="cp"></span>

<span class="cp">#define  FLD_GPIO43_INT            (1 &lt;&lt; 11)</span>
<span class="cp">#define  FLD_GPIO42_INT            (1 &lt;&lt; 10)</span>
<span class="cp">#define  FLD_GPIO41_INT            (1 &lt;&lt; 9)</span>
<span class="cp">#define  FLD_GPIO40_INT            (1 &lt;&lt; 8)</span>

<span class="cp">#define  FLD_GPIO9_INT             (1 &lt;&lt; 9)</span>
<span class="cp">#define  FLD_GPIO8_INT             (1 &lt;&lt; 8)</span>
<span class="cp">#define  FLD_GPIO7_INT             (1 &lt;&lt; 7)</span>
<span class="cp">#define  FLD_GPIO6_INT             (1 &lt;&lt; 6)</span>
<span class="cp">#define  FLD_GPIO5_INT             (1 &lt;&lt; 5)</span>
<span class="cp">#define  FLD_GPIO4_INT             (1 &lt;&lt; 4)</span>
<span class="cp">#define  FLD_GPIO3_INT             (1 &lt;&lt; 3)</span>
<span class="cp">#define  FLD_GPIO2_INT             (1 &lt;&lt; 2)</span>
<span class="cp">#define  FLD_GPIO1_INT             (1 &lt;&lt; 1)</span>
<span class="cp">#define  FLD_GPIO0_INT             (1 &lt;&lt; 0)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TC_REQ                    0x040090	</span><span class="cm">/* Rider PCI Express traFFic class request */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TC_REQ_SET                0x040094	</span><span class="cm">/* Rider PCI Express traFFic class request set */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Rider */</span>
<span class="cm">/* ***************************************************************************** */</span>

<span class="cm">/* PCI Compatible Header */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG0                  0x050000</span>
<span class="cp">#define  RDR_VENDOR_DEVICE_ID_CFG  0x050000</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG1                  0x050004</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG2                  0x050008</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG3                  0x05000C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG4                  0x050010</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG5                  0x050014</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG6                  0x050018</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG7                  0x05001C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG8                  0x050020</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFG9                  0x050024</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGA                  0x050028</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGB                  0x05002C</span>
<span class="cp">#define  RDR_SUSSYSTEM_ID_CFG      0x05002C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGC                  0x050030</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGD                  0x050034</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGE                  0x050038</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_CFGF                  0x05003C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* PCI-Express Capabilities */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PECAP                 0x050040</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PEDEVCAP              0x050044</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PEDEVSC               0x050048</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PELINKCAP             0x05004C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PELINKSC              0x050050</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PMICAP                0x050080</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_PMCSR                 0x050084</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VPDCAP                0x050090</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VPDDATA               0x050094</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MSICAP                0x0500A0</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MSIARL                0x0500A4</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MSIARU                0x0500A8</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MSIDATA               0x0500AC</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* PCI Express Extended Capabilities */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERXCAP               0x050100</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERUESTA              0x050104</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERUEMSK              0x050108</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERUESEV              0x05010C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERCESTA              0x050110</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERCEMSK              0x050114</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERCC                 0x050118</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERHL0                0x05011C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERHL1                0x050120</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERHL2                0x050124</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_AERHL3                0x050128</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCXCAP                0x050200</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCCAP1                0x050204</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCCAP2                0x050208</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCSC                  0x05020C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR0_CAP              0x050210</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR0_CTRL             0x050214</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR0_STAT             0x050218</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR1_CAP              0x05021C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR1_CTRL             0x050220</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR1_STAT             0x050224</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR2_CAP              0x050228</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR2_CTRL             0x05022C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR2_STAT             0x050230</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR3_CAP              0x050234</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR3_CTRL             0x050238</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR3_STAT             0x05023C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB0                0x050240</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB1                0x050244</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB2                0x050248</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB3                0x05024C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB4                0x050250</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB5                0x050254</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB6                0x050258</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCARB7                0x05025C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RDRSTAT0              0x050300</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RDRSTAT1              0x050304</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RDRCTL0               0x050308</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RDRCTL1               0x05030C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Transaction Layer Registers */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_TLSTAT0               0x050310</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_TLSTAT1               0x050314</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_TLCTL0                0x050318</span>
<span class="cp">#define  FLD_CFG_UR_CPL_MODE       0x00000040</span>
<span class="cp">#define  FLD_CFG_CORR_ERR_QUITE    0x00000020</span>
<span class="cp">#define  FLD_CFG_RCB_CK_EN         0x00000010</span>
<span class="cp">#define  FLD_CFG_BNDRY_CK_EN       0x00000008</span>
<span class="cp">#define  FLD_CFG_BYTE_EN_CK_EN     0x00000004</span>
<span class="cp">#define  FLD_CFG_RELAX_ORDER_MSK   0x00000002</span>
<span class="cp">#define  FLD_CFG_TAG_ORDER_EN      0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_TLCTL1                0x05031C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REQRCAL               0x050320</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REQRCAU               0x050324</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REQEPA                0x050328</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REQCTRL               0x05032C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REQSTAT               0x050330</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_TL_TEST               0x050334</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR01_CTL             0x050348</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_VCR23_CTL             0x05034C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RX_VCR0_FC            0x050350</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RX_VCR1_FC            0x050354</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RX_VCR2_FC            0x050358</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_RX_VCR3_FC            0x05035C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Data Link Layer Registers */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_DLLSTAT               0x050360</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_DLLCTRL               0x050364</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_REPLAYTO              0x050368</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_ACKLATTO              0x05036C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* MAC Layer Registers */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MACSTAT0              0x050380</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MACSTAT1              0x050384</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MACCTRL0              0x050388</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MACCTRL1              0x05038C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MACCTRL2              0x050390</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_MAC_LB_DATA           0x050394</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  RDR_L0S_EXIT_LAT          0x050398</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* DMAC */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA1_PTR1                 0x100000	</span><span class="cm">/* DMA Current Ptr : Ch#1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA2_PTR1                 0x100004	</span><span class="cm">/* DMA Current Ptr : Ch#2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA3_PTR1                 0x100008	</span><span class="cm">/* DMA Current Ptr : Ch#3 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA4_PTR1                 0x10000C	</span><span class="cm">/* DMA Current Ptr : Ch#4 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA5_PTR1                 0x100010	</span><span class="cm">/* DMA Current Ptr : Ch#5 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA6_PTR1                 0x100014	</span><span class="cm">/* DMA Current Ptr : Ch#6 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA7_PTR1                 0x100018	</span><span class="cm">/* DMA Current Ptr : Ch#7 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA8_PTR1                 0x10001C	</span><span class="cm">/* DMA Current Ptr : Ch#8 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA9_PTR1                 0x100020	</span><span class="cm">/* DMA Current Ptr : Ch#9 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA10_PTR1                0x100024	</span><span class="cm">/* DMA Current Ptr : Ch#10 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA11_PTR1                0x100028	</span><span class="cm">/* DMA Current Ptr : Ch#11 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA12_PTR1                0x10002C	</span><span class="cm">/* DMA Current Ptr : Ch#12 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA13_PTR1                0x100030	</span><span class="cm">/* DMA Current Ptr : Ch#13 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA14_PTR1                0x100034	</span><span class="cm">/* DMA Current Ptr : Ch#14 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA15_PTR1                0x100038	</span><span class="cm">/* DMA Current Ptr : Ch#15 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA16_PTR1                0x10003C	</span><span class="cm">/* DMA Current Ptr : Ch#16 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA17_PTR1                0x100040	</span><span class="cm">/* DMA Current Ptr : Ch#17 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA18_PTR1                0x100044	</span><span class="cm">/* DMA Current Ptr : Ch#18 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA19_PTR1                0x100048	</span><span class="cm">/* DMA Current Ptr : Ch#19 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA20_PTR1                0x10004C	</span><span class="cm">/* DMA Current Ptr : Ch#20 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA21_PTR1                0x100050	</span><span class="cm">/* DMA Current Ptr : Ch#21 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA22_PTR1                0x100054	</span><span class="cm">/* DMA Current Ptr : Ch#22 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA23_PTR1                0x100058	</span><span class="cm">/* DMA Current Ptr : Ch#23 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA24_PTR1                0x10005C	</span><span class="cm">/* DMA Current Ptr : Ch#24 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA25_PTR1                0x100060	</span><span class="cm">/* DMA Current Ptr : Ch#25 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA26_PTR1                0x100064	</span><span class="cm">/* DMA Current Ptr : Ch#26 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA1_PTR2                 0x100080	</span><span class="cm">/* DMA Tab Ptr : Ch#1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA2_PTR2                 0x100084	</span><span class="cm">/* DMA Tab Ptr : Ch#2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA3_PTR2                 0x100088	</span><span class="cm">/* DMA Tab Ptr : Ch#3 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA4_PTR2                 0x10008C	</span><span class="cm">/* DMA Tab Ptr : Ch#4 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA5_PTR2                 0x100090	</span><span class="cm">/* DMA Tab Ptr : Ch#5 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA6_PTR2                 0x100094	</span><span class="cm">/* DMA Tab Ptr : Ch#6 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA7_PTR2                 0x100098	</span><span class="cm">/* DMA Tab Ptr : Ch#7 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA8_PTR2                 0x10009C	</span><span class="cm">/* DMA Tab Ptr : Ch#8 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA9_PTR2                 0x1000A0	</span><span class="cm">/* DMA Tab Ptr : Ch#9 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA10_PTR2                0x1000A4	</span><span class="cm">/* DMA Tab Ptr : Ch#10 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA11_PTR2                0x1000A8	</span><span class="cm">/* DMA Tab Ptr : Ch#11 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA12_PTR2                0x1000AC	</span><span class="cm">/* DMA Tab Ptr : Ch#12 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA13_PTR2                0x1000B0	</span><span class="cm">/* DMA Tab Ptr : Ch#13 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA14_PTR2                0x1000B4	</span><span class="cm">/* DMA Tab Ptr : Ch#14 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA15_PTR2                0x1000B8	</span><span class="cm">/* DMA Tab Ptr : Ch#15 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA16_PTR2                0x1000BC	</span><span class="cm">/* DMA Tab Ptr : Ch#16 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA17_PTR2                0x1000C0	</span><span class="cm">/* DMA Tab Ptr : Ch#17 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA18_PTR2                0x1000C4	</span><span class="cm">/* DMA Tab Ptr : Ch#18 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA19_PTR2                0x1000C8	</span><span class="cm">/* DMA Tab Ptr : Ch#19 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA20_PTR2                0x1000CC	</span><span class="cm">/* DMA Tab Ptr : Ch#20 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA21_PTR2                0x1000D0	</span><span class="cm">/* DMA Tab Ptr : Ch#21 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA22_PTR2                0x1000D4	</span><span class="cm">/* DMA Tab Ptr : Ch#22 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA23_PTR2                0x1000D8	</span><span class="cm">/* DMA Tab Ptr : Ch#23 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA24_PTR2                0x1000DC	</span><span class="cm">/* DMA Tab Ptr : Ch#24 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA25_PTR2                0x1000E0	</span><span class="cm">/* DMA Tab Ptr : Ch#25 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA26_PTR2                0x1000E4	</span><span class="cm">/* DMA Tab Ptr : Ch#26 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA1_CNT1                 0x100100	</span><span class="cm">/* DMA BuFFer Size : Ch#1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA2_CNT1                 0x100104	</span><span class="cm">/* DMA BuFFer Size : Ch#2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA3_CNT1                 0x100108	</span><span class="cm">/* DMA BuFFer Size : Ch#3 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA4_CNT1                 0x10010C	</span><span class="cm">/* DMA BuFFer Size : Ch#4 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA5_CNT1                 0x100110	</span><span class="cm">/* DMA BuFFer Size : Ch#5 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA6_CNT1                 0x100114	</span><span class="cm">/* DMA BuFFer Size : Ch#6 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA7_CNT1                 0x100118	</span><span class="cm">/* DMA BuFFer Size : Ch#7 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA8_CNT1                 0x10011C	</span><span class="cm">/* DMA BuFFer Size : Ch#8 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA9_CNT1                 0x100120	</span><span class="cm">/* DMA BuFFer Size : Ch#9 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA10_CNT1                0x100124	</span><span class="cm">/* DMA BuFFer Size : Ch#10 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA11_CNT1                0x100128	</span><span class="cm">/* DMA BuFFer Size : Ch#11 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA12_CNT1                0x10012C	</span><span class="cm">/* DMA BuFFer Size : Ch#12 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA13_CNT1                0x100130	</span><span class="cm">/* DMA BuFFer Size : Ch#13 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA14_CNT1                0x100134	</span><span class="cm">/* DMA BuFFer Size : Ch#14 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA15_CNT1                0x100138	</span><span class="cm">/* DMA BuFFer Size : Ch#15 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA16_CNT1                0x10013C	</span><span class="cm">/* DMA BuFFer Size : Ch#16 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA17_CNT1                0x100140	</span><span class="cm">/* DMA BuFFer Size : Ch#17 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA18_CNT1                0x100144	</span><span class="cm">/* DMA BuFFer Size : Ch#18 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA19_CNT1                0x100148	</span><span class="cm">/* DMA BuFFer Size : Ch#19 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA20_CNT1                0x10014C	</span><span class="cm">/* DMA BuFFer Size : Ch#20 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA21_CNT1                0x100150	</span><span class="cm">/* DMA BuFFer Size : Ch#21 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA22_CNT1                0x100154	</span><span class="cm">/* DMA BuFFer Size : Ch#22 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA23_CNT1                0x100158	</span><span class="cm">/* DMA BuFFer Size : Ch#23 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA24_CNT1                0x10015C	</span><span class="cm">/* DMA BuFFer Size : Ch#24 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA25_CNT1                0x100160	</span><span class="cm">/* DMA BuFFer Size : Ch#25 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA26_CNT1                0x100164	</span><span class="cm">/* DMA BuFFer Size : Ch#26 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA1_CNT2                 0x100180	</span><span class="cm">/* DMA Table Size : Ch#1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA2_CNT2                 0x100184	</span><span class="cm">/* DMA Table Size : Ch#2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA3_CNT2                 0x100188	</span><span class="cm">/* DMA Table Size : Ch#3 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA4_CNT2                 0x10018C	</span><span class="cm">/* DMA Table Size : Ch#4 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA5_CNT2                 0x100190	</span><span class="cm">/* DMA Table Size : Ch#5 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA6_CNT2                 0x100194	</span><span class="cm">/* DMA Table Size : Ch#6 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA7_CNT2                 0x100198	</span><span class="cm">/* DMA Table Size : Ch#7 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA8_CNT2                 0x10019C	</span><span class="cm">/* DMA Table Size : Ch#8 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA9_CNT2                 0x1001A0	</span><span class="cm">/* DMA Table Size : Ch#9 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA10_CNT2                0x1001A4	</span><span class="cm">/* DMA Table Size : Ch#10 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA11_CNT2                0x1001A8	</span><span class="cm">/* DMA Table Size : Ch#11 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA12_CNT2                0x1001AC	</span><span class="cm">/* DMA Table Size : Ch#12 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA13_CNT2                0x1001B0	</span><span class="cm">/* DMA Table Size : Ch#13 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA14_CNT2                0x1001B4	</span><span class="cm">/* DMA Table Size : Ch#14 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA15_CNT2                0x1001B8	</span><span class="cm">/* DMA Table Size : Ch#15 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA16_CNT2                0x1001BC	</span><span class="cm">/* DMA Table Size : Ch#16 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA17_CNT2                0x1001C0	</span><span class="cm">/* DMA Table Size : Ch#17 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA18_CNT2                0x1001C4	</span><span class="cm">/* DMA Table Size : Ch#18 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA19_CNT2                0x1001C8	</span><span class="cm">/* DMA Table Size : Ch#19 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA20_CNT2                0x1001CC	</span><span class="cm">/* DMA Table Size : Ch#20 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA21_CNT2                0x1001D0	</span><span class="cm">/* DMA Table Size : Ch#21 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA22_CNT2                0x1001D4	</span><span class="cm">/* DMA Table Size : Ch#22 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA23_CNT2                0x1001D8	</span><span class="cm">/* DMA Table Size : Ch#23 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA24_CNT2                0x1001DC	</span><span class="cm">/* DMA Table Size : Ch#24 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA25_CNT2                0x1001E0	</span><span class="cm">/* DMA Table Size : Ch#25 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  DMA26_CNT2                0x1001E4	</span><span class="cm">/* DMA Table Size : Ch#26 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
 <span class="cm">/* ITG */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TM_CNT_LDW                0x110000	</span><span class="cm">/* Timer : Counter low */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TM_CNT_UW                 0x110004	</span><span class="cm">/* Timer : Counter high word */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TM_LMT_LDW                0x110008	</span><span class="cm">/* Timer : Limit low */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TM_LMT_UW                 0x11000C	</span><span class="cm">/* Timer : Limit high word */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  GP0_IO                    0x110010	</span><span class="cm">/* GPIO output enables data I/O */</span><span class="cp"></span>
<span class="cp">#define  FLD_GP_OE                 0x00FF0000	</span><span class="cm">/* GPIO: GP_OE output enable */</span><span class="cp"></span>
<span class="cp">#define  FLD_GP_IN                 0x0000FF00	</span><span class="cm">/* GPIO: GP_IN status */</span><span class="cp"></span>
<span class="cp">#define  FLD_GP_OUT                0x000000FF	</span><span class="cm">/* GPIO: GP_OUT control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  GPIO_ISM                  0x110014	</span><span class="cm">/* GPIO interrupt sensitivity mode */</span><span class="cp"></span>
<span class="cp">#define  FLD_GP_ISM_SNS            0x00000070</span>
<span class="cp">#define  FLD_GP_ISM_POL            0x00000007</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  SOFT_RESET                0x11001C	</span><span class="cm">/* Output system reset reg */</span><span class="cp"></span>
<span class="cp">#define  FLD_PECOS_SOFT_RESET      0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MC416_RWD                 0x110020	</span><span class="cm">/* MC416 GPIO[18:3] pin */</span><span class="cp"></span>
<span class="cp">#define  MC416_OEN                 0x110024	</span><span class="cm">/* Output enable of GPIO[18:3] */</span><span class="cp"></span>
<span class="cp">#define  MC416_CTL                 0x110028</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  ALT_PIN_OUT_SEL           0x11002C	</span><span class="cm">/* Alternate GPIO output select */</span><span class="cp"></span>

<span class="cp">#define  FLD_ALT_GPIO_OUT_SEL      0xF0000000</span>
<span class="cm">/* 0          Disabled &lt;-- default */</span>
<span class="cm">/* 1          GPIO[0] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>
<span class="cm">/* 8          ATT_IF */</span>

<span class="cp">#define  FLD_AUX_PLL_CLK_ALT_SEL   0x0F000000</span>
<span class="cm">/* 0          AUX_PLL_CLK&lt;-- default */</span>
<span class="cm">/* 1          GPIO[2] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_IR_TX_ALT_SEL         0x00F00000</span>
<span class="cm">/* 0          IR_TX &lt;-- default */</span>
<span class="cm">/* 1          GPIO[1] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_IR_RX_ALT_SEL         0x000F0000</span>
<span class="cm">/* 0          IR_RX &lt;-- default */</span>
<span class="cm">/* 1          GPIO[0] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_GPIO10_ALT_SEL        0x0000F000</span>
<span class="cm">/* 0          GPIO[10] &lt;-- default */</span>
<span class="cm">/* 1          GPIO[0] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_GPIO2_ALT_SEL         0x00000F00</span>
<span class="cm">/* 0          GPIO[2] &lt;-- default */</span>
<span class="cm">/* 1          GPIO[1] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_GPIO1_ALT_SEL         0x000000F0</span>
<span class="cm">/* 0          GPIO[1] &lt;-- default */</span>
<span class="cm">/* 1          GPIO[0] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  FLD_GPIO0_ALT_SEL         0x0000000F</span>
<span class="cm">/* 0          GPIO[0] &lt;-- default */</span>
<span class="cm">/* 1          GPIO[1] */</span>
<span class="cm">/* 2          GPIO[10] */</span>
<span class="cm">/* 3          VIP_656_DATA_VAL */</span>
<span class="cm">/* 4          VIP_656_DATA[0] */</span>
<span class="cm">/* 5          VIP_656_CLK */</span>
<span class="cm">/* 6          VIP_656_DATA_EXT[1] */</span>
<span class="cm">/* 7          VIP_656_DATA_EXT[0] */</span>

<span class="cp">#define  ALT_PIN_IN_SEL            0x110030	</span><span class="cm">/* Alternate GPIO input select */</span><span class="cp"></span>

<span class="cp">#define  FLD_GPIO10_ALT_IN_SEL     0x0000F000</span>
<span class="cm">/* 0          GPIO[10] &lt;-- default */</span>
<span class="cm">/* 1          IR_RX */</span>
<span class="cm">/* 2          IR_TX */</span>
<span class="cm">/* 3          AUX_PLL_CLK */</span>
<span class="cm">/* 4          IF_ATT_SEL */</span>
<span class="cm">/* 5          GPIO[0] */</span>
<span class="cm">/* 6          GPIO[1] */</span>
<span class="cm">/* 7          GPIO[2] */</span>

<span class="cp">#define  FLD_GPIO2_ALT_IN_SEL      0x00000F00</span>
<span class="cm">/* 0          GPIO[2] &lt;-- default */</span>
<span class="cm">/* 1          IR_RX */</span>
<span class="cm">/* 2          IR_TX */</span>
<span class="cm">/* 3          AUX_PLL_CLK */</span>
<span class="cm">/* 4          IF_ATT_SEL */</span>

<span class="cp">#define  FLD_GPIO1_ALT_IN_SEL      0x000000F0</span>
<span class="cm">/* 0          GPIO[1] &lt;-- default */</span>
<span class="cm">/* 1          IR_RX */</span>
<span class="cm">/* 2          IR_TX */</span>
<span class="cm">/* 3          AUX_PLL_CLK */</span>
<span class="cm">/* 4          IF_ATT_SEL */</span>

<span class="cp">#define  FLD_GPIO0_ALT_IN_SEL      0x0000000F</span>
<span class="cm">/* 0          GPIO[0] &lt;-- default */</span>
<span class="cm">/* 1          IR_RX */</span>
<span class="cm">/* 2          IR_TX */</span>
<span class="cm">/* 3          AUX_PLL_CLK */</span>
<span class="cm">/* 4          IF_ATT_SEL */</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TEST_BUS_CTL1             0x110040	</span><span class="cm">/* Test bus control register #1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  TEST_BUS_CTL2             0x110044	</span><span class="cm">/* Test bus control register #2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  CLK_DELAY                 0x110048	</span><span class="cm">/* Clock delay */</span><span class="cp"></span>
<span class="cp">#define  FLD_MOE_CLK_DIS           0x80000000	</span><span class="cm">/* Disable MoE clock */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  PAD_CTRL                  0x110068	</span><span class="cm">/* Pad drive strength control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MBIST_CTRL                0x110050	</span><span class="cm">/* SRAM memory built-in self test control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MBIST_STAT                0x110054	</span><span class="cm">/* SRAM memory built-in self test status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* PLL registers */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  PLL_A_INT_FRAC            0x110088</span>
<span class="cp">#define  PLL_A_POST_STAT_BIST      0x11008C</span>
<span class="cp">#define  PLL_B_INT_FRAC            0x110090</span>
<span class="cp">#define  PLL_B_POST_STAT_BIST      0x110094</span>
<span class="cp">#define  PLL_C_INT_FRAC            0x110098</span>
<span class="cp">#define  PLL_C_POST_STAT_BIST      0x11009C</span>
<span class="cp">#define  PLL_D_INT_FRAC            0x1100A0</span>
<span class="cp">#define  PLL_D_POST_STAT_BIST      0x1100A4</span>

<span class="cp">#define  CLK_RST                   0x11002C</span>
<span class="cp">#define  FLD_VID_I_CLK_NOE         0x00001000</span>
<span class="cp">#define  FLD_VID_J_CLK_NOE         0x00002000</span>
<span class="cp">#define  FLD_USE_ALT_PLL_REF       0x00004000</span>

<span class="cp">#define  VID_CH_MODE_SEL           0x110078</span>
<span class="cp">#define  VID_CH_CLK_SEL            0x11007C</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VBI_A_DMA                 0x130008	</span><span class="cm">/* VBI A DMA data port */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_A_VIP_CTL             0x130080	</span><span class="cm">/* Video A VIP format control */</span><span class="cp"></span>
<span class="cp">#define  FLD_VIP_MODE              0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_A_PIXEL_FRMT          0x130084	</span><span class="cm">/* Video A pixel format */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_A_GAMMA_DIS       0x00000008</span>
<span class="cp">#define  FLD_VID_A_FORMAT          0x00000007</span>
<span class="cp">#define  FLD_VID_A_GAMMA_FACTOR    0x00000010</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_A_VBI_CTL             0x130088	</span><span class="cm">/* Video A VBI miscellaneous control */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_A_VIP_EXT         0x00000003</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_DMA                 0x130100	</span><span class="cm">/* Video B DMA data port */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VBI_B_DMA                 0x130108	</span><span class="cm">/* VBI B DMA data port */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_SRC_SEL             0x130144	</span><span class="cm">/* Video B source select */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_B_SRC_SEL         0x00000000</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_LNGTH               0x130150	</span><span class="cm">/* Video B line length */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_B_LN_LNGTH        0x00000FFF</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_VIP_CTL             0x130180	</span><span class="cm">/* Video B VIP format control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_B_PIXEL_FRMT          0x130184	</span><span class="cm">/* Video B pixel format */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_B_GAMMA_DIS       0x00000008</span>
<span class="cp">#define  FLD_VID_B_FORMAT          0x00000007</span>
<span class="cp">#define  FLD_VID_B_GAMMA_FACTOR    0x00000010</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_C_DMA                 0x130200	</span><span class="cm">/* Video C DMA data port */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  VID_C_LNGTH               0x130250	</span><span class="cm">/* Video C line length */</span><span class="cp"></span>
<span class="cp">#define  FLD_VID_C_LN_LNGTH        0x00000FFF</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Video Destination Channels */</span>
<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_DST_A_GPCNT           0x130020	</span><span class="cm">/* Video A general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_B_GPCNT           0x130120	</span><span class="cm">/* Video B general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_C_GPCNT           0x130220	</span><span class="cm">/* Video C general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_D_GPCNT           0x130320	</span><span class="cm">/* Video D general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_E_GPCNT           0x130420	</span><span class="cm">/* Video E general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_F_GPCNT           0x130520	</span><span class="cm">/* Video F general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_G_GPCNT           0x130620	</span><span class="cm">/* Video G general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_H_GPCNT           0x130720	</span><span class="cm">/* Video H general purpose counter */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_DST_A_GPCNT_CTL       0x130030	</span><span class="cm">/* Video A general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_B_GPCNT_CTL       0x130130	</span><span class="cm">/* Video B general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_C_GPCNT_CTL       0x130230	</span><span class="cm">/* Video C general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_D_GPCNT_CTL       0x130330	</span><span class="cm">/* Video D general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_E_GPCNT_CTL       0x130430	</span><span class="cm">/* Video E general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_F_GPCNT_CTL       0x130530	</span><span class="cm">/* Video F general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_G_GPCNT_CTL       0x130630	</span><span class="cm">/* Video G general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_H_GPCNT_CTL       0x130730	</span><span class="cm">/* Video H general purpose control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_DST_A_DMA_CTL         0x130040	</span><span class="cm">/* Video A DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_B_DMA_CTL         0x130140	</span><span class="cm">/* Video B DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_C_DMA_CTL         0x130240	</span><span class="cm">/* Video C DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_D_DMA_CTL         0x130340	</span><span class="cm">/* Video D DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_E_DMA_CTL         0x130440	</span><span class="cm">/* Video E DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_F_DMA_CTL         0x130540	</span><span class="cm">/* Video F DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_G_DMA_CTL         0x130640	</span><span class="cm">/* Video G DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_H_DMA_CTL         0x130740	</span><span class="cm">/* Video H DMA control */</span><span class="cp"></span>

<span class="cp">#define  FLD_VID_RISC_EN           0x00000010</span>
<span class="cp">#define  FLD_VID_FIFO_EN           0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_DST_A_VIP_CTL         0x130080	</span><span class="cm">/* Video A VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_B_VIP_CTL         0x130180	</span><span class="cm">/* Video B VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_C_VIP_CTL         0x130280	</span><span class="cm">/* Video C VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_D_VIP_CTL         0x130380	</span><span class="cm">/* Video D VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_E_VIP_CTL         0x130480	</span><span class="cm">/* Video E VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_F_VIP_CTL         0x130580	</span><span class="cm">/* Video F VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_G_VIP_CTL         0x130680	</span><span class="cm">/* Video G VIP control */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_H_VIP_CTL         0x130780	</span><span class="cm">/* Video H VIP control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_DST_A_PIX_FRMT        0x130084	</span><span class="cm">/* Video A Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_B_PIX_FRMT        0x130184	</span><span class="cm">/* Video B Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_C_PIX_FRMT        0x130284	</span><span class="cm">/* Video C Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_D_PIX_FRMT        0x130384	</span><span class="cm">/* Video D Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_E_PIX_FRMT        0x130484	</span><span class="cm">/* Video E Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_F_PIX_FRMT        0x130584	</span><span class="cm">/* Video F Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_G_PIX_FRMT        0x130684	</span><span class="cm">/* Video G Pixel format */</span><span class="cp"></span>
<span class="cp">#define  VID_DST_H_PIX_FRMT        0x130784	</span><span class="cm">/* Video H Pixel format */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Video Source Channels */</span>
<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_GPCNT_CTL       0x130804	</span><span class="cm">/* Video A general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_GPCNT_CTL       0x130904	</span><span class="cm">/* Video B general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_GPCNT_CTL       0x130A04	</span><span class="cm">/* Video C general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_GPCNT_CTL       0x130B04	</span><span class="cm">/* Video D general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_GPCNT_CTL       0x130C04	</span><span class="cm">/* Video E general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_GPCNT_CTL       0x130D04	</span><span class="cm">/* Video F general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_GPCNT_CTL       0x130E04	</span><span class="cm">/* Video I general purpose control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_GPCNT_CTL       0x130F04	</span><span class="cm">/* Video J general purpose control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_GPCNT           0x130808	</span><span class="cm">/* Video A general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_GPCNT           0x130908	</span><span class="cm">/* Video B general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_GPCNT           0x130A08	</span><span class="cm">/* Video C general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_GPCNT           0x130B08	</span><span class="cm">/* Video D general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_GPCNT           0x130C08	</span><span class="cm">/* Video E general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_GPCNT           0x130D08	</span><span class="cm">/* Video F general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_GPCNT           0x130E08	</span><span class="cm">/* Video I general purpose counter */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_GPCNT           0x130F08	</span><span class="cm">/* Video J general purpose counter */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_DMA_CTL         0x13080C	</span><span class="cm">/* Video A DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_DMA_CTL         0x13090C	</span><span class="cm">/* Video B DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_DMA_CTL         0x130A0C	</span><span class="cm">/* Video C DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_DMA_CTL         0x130B0C	</span><span class="cm">/* Video D DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_DMA_CTL         0x130C0C	</span><span class="cm">/* Video E DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_DMA_CTL         0x130D0C	</span><span class="cm">/* Video F DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_DMA_CTL         0x130E0C	</span><span class="cm">/* Video I DMA control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_DMA_CTL         0x130F0C	</span><span class="cm">/* Video J DMA control */</span><span class="cp"></span>

<span class="cp">#define  FLD_APB_RISC_EN           0x00000010</span>
<span class="cp">#define  FLD_APB_FIFO_EN           0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_FMT_CTL         0x130810	</span><span class="cm">/* Video A format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_FMT_CTL         0x130910	</span><span class="cm">/* Video B format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_FMT_CTL         0x130A10	</span><span class="cm">/* Video C format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_FMT_CTL         0x130B10	</span><span class="cm">/* Video D format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_FMT_CTL         0x130C10	</span><span class="cm">/* Video E format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_FMT_CTL         0x130D10	</span><span class="cm">/* Video F format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_FMT_CTL         0x130E10	</span><span class="cm">/* Video I format control */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_FMT_CTL         0x130F10	</span><span class="cm">/* Video J format control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_ACTIVE_CTL1     0x130814	</span><span class="cm">/* Video A active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_ACTIVE_CTL1     0x130914	</span><span class="cm">/* Video B active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_ACTIVE_CTL1     0x130A14	</span><span class="cm">/* Video C active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_ACTIVE_CTL1     0x130B14	</span><span class="cm">/* Video D active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_ACTIVE_CTL1     0x130C14	</span><span class="cm">/* Video E active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_ACTIVE_CTL1     0x130D14	</span><span class="cm">/* Video F active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_ACTIVE_CTL1     0x130E14	</span><span class="cm">/* Video I active control      1 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_ACTIVE_CTL1     0x130F14	</span><span class="cm">/* Video J active control      1 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_ACTIVE_CTL2     0x130818	</span><span class="cm">/* Video A active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_ACTIVE_CTL2     0x130918	</span><span class="cm">/* Video B active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_ACTIVE_CTL2     0x130A18	</span><span class="cm">/* Video C active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_ACTIVE_CTL2     0x130B18	</span><span class="cm">/* Video D active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_ACTIVE_CTL2     0x130C18	</span><span class="cm">/* Video E active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_ACTIVE_CTL2     0x130D18	</span><span class="cm">/* Video F active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_ACTIVE_CTL2     0x130E18	</span><span class="cm">/* Video I active control      2 */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_ACTIVE_CTL2     0x130F18	</span><span class="cm">/* Video J active control      2 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  VID_SRC_A_CDT_SZ          0x13081C	</span><span class="cm">/* Video A CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_B_CDT_SZ          0x13091C	</span><span class="cm">/* Video B CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_C_CDT_SZ          0x130A1C	</span><span class="cm">/* Video C CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_D_CDT_SZ          0x130B1C	</span><span class="cm">/* Video D CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_E_CDT_SZ          0x130C1C	</span><span class="cm">/* Video E CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_F_CDT_SZ          0x130D1C	</span><span class="cm">/* Video F CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_I_CDT_SZ          0x130E1C	</span><span class="cm">/* Video I CDT size */</span><span class="cp"></span>
<span class="cp">#define  VID_SRC_J_CDT_SZ          0x130F1C	</span><span class="cm">/* Video J CDT size */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Audio I/F */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_DST_A_DMA             0x140000	</span><span class="cm">/* Audio Int A DMA data port */</span><span class="cp"></span>
<span class="cp">#define  AUD_SRC_A_DMA             0x140008	</span><span class="cm">/* Audio Int A DMA data port */</span><span class="cp"></span>

<span class="cp">#define  AUD_A_GPCNT               0x140010	</span><span class="cm">/* Audio Int A gp counter */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_A_GP_CNT          0x0000FFFF</span>

<span class="cp">#define  AUD_A_GPCNT_CTL           0x140014	</span><span class="cm">/* Audio Int A gp control */</span><span class="cp"></span>

<span class="cp">#define  AUD_A_LNGTH               0x140018	</span><span class="cm">/* Audio Int A line length */</span><span class="cp"></span>

<span class="cp">#define  AUD_A_CFG                 0x14001C	</span><span class="cm">/* Audio Int A configuration */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_DST_B_DMA             0x140100	</span><span class="cm">/* Audio Int B DMA data port */</span><span class="cp"></span>
<span class="cp">#define  AUD_SRC_B_DMA             0x140108	</span><span class="cm">/* Audio Int B DMA data port */</span><span class="cp"></span>

<span class="cp">#define  AUD_B_GPCNT               0x140110	</span><span class="cm">/* Audio Int B gp counter */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_B_GP_CNT          0x0000FFFF</span>

<span class="cp">#define  AUD_B_GPCNT_CTL           0x140114	</span><span class="cm">/* Audio Int B gp control */</span><span class="cp"></span>

<span class="cp">#define  AUD_B_LNGTH               0x140118	</span><span class="cm">/* Audio Int B line length */</span><span class="cp"></span>

<span class="cp">#define  AUD_B_CFG                 0x14011C	</span><span class="cm">/* Audio Int B configuration */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_DST_C_DMA             0x140200	</span><span class="cm">/* Audio Int C DMA data port */</span><span class="cp"></span>
<span class="cp">#define  AUD_SRC_C_DMA             0x140208	</span><span class="cm">/* Audio Int C DMA data port */</span><span class="cp"></span>

<span class="cp">#define  AUD_C_GPCNT               0x140210	</span><span class="cm">/* Audio Int C gp counter */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_C_GP_CNT          0x0000FFFF</span>

<span class="cp">#define  AUD_C_GPCNT_CTL           0x140214	</span><span class="cm">/* Audio Int C gp control */</span><span class="cp"></span>

<span class="cp">#define  AUD_C_LNGTH               0x140218	</span><span class="cm">/* Audio Int C line length */</span><span class="cp"></span>

<span class="cp">#define  AUD_C_CFG                 0x14021C	</span><span class="cm">/* Audio Int C configuration */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_DST_D_DMA             0x140300	</span><span class="cm">/* Audio Int D DMA data port */</span><span class="cp"></span>
<span class="cp">#define  AUD_SRC_D_DMA             0x140308	</span><span class="cm">/* Audio Int D DMA data port */</span><span class="cp"></span>

<span class="cp">#define  AUD_D_GPCNT               0x140310	</span><span class="cm">/* Audio Int D gp counter */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_D_GP_CNT          0x0000FFFF</span>

<span class="cp">#define  AUD_D_GPCNT_CTL           0x140314	</span><span class="cm">/* Audio Int D gp control */</span><span class="cp"></span>

<span class="cp">#define  AUD_D_LNGTH               0x140318	</span><span class="cm">/* Audio Int D line length */</span><span class="cp"></span>

<span class="cp">#define  AUD_D_CFG                 0x14031C	</span><span class="cm">/* Audio Int D configuration */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_SRC_E_DMA             0x140400	</span><span class="cm">/* Audio Int E DMA data port */</span><span class="cp"></span>

<span class="cp">#define  AUD_E_GPCNT               0x140410	</span><span class="cm">/* Audio Int E gp counter */</span><span class="cp"></span>
<span class="cp">#define  FLD_AUD_E_GP_CNT          0x0000FFFF</span>

<span class="cp">#define  AUD_E_GPCNT_CTL           0x140414	</span><span class="cm">/* Audio Int E gp control */</span><span class="cp"></span>

<span class="cp">#define  AUD_E_CFG                 0x14041C	</span><span class="cm">/* Audio Int E configuration */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define  FLD_AUD_DST_LN_LNGTH      0x00000FFF</span>

<span class="cp">#define  FLD_AUD_DST_PK_MODE       0x00004000</span>

<span class="cp">#define  FLD_AUD_CLK_ENABLE        0x00000200</span>

<span class="cp">#define  FLD_AUD_MASTER_MODE       0x00000002</span>

<span class="cp">#define  FLD_AUD_SONY_MODE         0x00000001</span>

<span class="cp">#define  FLD_AUD_CLK_SELECT_PLL_D  0x00001800</span>

<span class="cp">#define  FLD_AUD_DST_ENABLE        0x00020000</span>

<span class="cp">#define  FLD_AUD_SRC_ENABLE        0x00010000</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  AUD_INT_DMA_CTL           0x140500	</span><span class="cm">/* Audio Int DMA control */</span><span class="cp"></span>

<span class="cp">#define  FLD_AUD_SRC_E_RISC_EN     0x00008000</span>
<span class="cp">#define  FLD_AUD_SRC_C_RISC_EN     0x00004000</span>
<span class="cp">#define  FLD_AUD_SRC_B_RISC_EN     0x00002000</span>
<span class="cp">#define  FLD_AUD_SRC_A_RISC_EN     0x00001000</span>

<span class="cp">#define  FLD_AUD_DST_D_RISC_EN     0x00000800</span>
<span class="cp">#define  FLD_AUD_DST_C_RISC_EN     0x00000400</span>
<span class="cp">#define  FLD_AUD_DST_B_RISC_EN     0x00000200</span>
<span class="cp">#define  FLD_AUD_DST_A_RISC_EN     0x00000100</span>

<span class="cp">#define  FLD_AUD_SRC_E_FIFO_EN     0x00000080</span>
<span class="cp">#define  FLD_AUD_SRC_C_FIFO_EN     0x00000040</span>
<span class="cp">#define  FLD_AUD_SRC_B_FIFO_EN     0x00000020</span>
<span class="cp">#define  FLD_AUD_SRC_A_FIFO_EN     0x00000010</span>

<span class="cp">#define  FLD_AUD_DST_D_FIFO_EN     0x00000008</span>
<span class="cp">#define  FLD_AUD_DST_C_FIFO_EN     0x00000004</span>
<span class="cp">#define  FLD_AUD_DST_B_FIFO_EN     0x00000002</span>
<span class="cp">#define  FLD_AUD_DST_A_FIFO_EN     0x00000001</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/*  */</span>
<span class="cm">/* Mobilygen Interface Registers */</span>
<span class="cm">/*  */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Mobilygen Interface A */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MB_IF_A_DMA               0x150000	</span><span class="cm">/* MBIF A DMA data port */</span><span class="cp"></span>
<span class="cp">#define  MB_IF_A_GPCN              0x150008	</span><span class="cm">/* MBIF A GP counter */</span><span class="cp"></span>
<span class="cp">#define  MB_IF_A_GPCN_CTRL         0x15000C</span>
<span class="cp">#define  MB_IF_A_DMA_CTRL          0x150010</span>
<span class="cp">#define  MB_IF_A_LENGTH            0x150014</span>
<span class="cp">#define  MB_IF_A_HDMA_XFER_SZ      0x150018</span>
<span class="cp">#define  MB_IF_A_HCMD              0x15001C</span>
<span class="cp">#define  MB_IF_A_HCONFIG           0x150020</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_0     0x150024</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_1     0x150028</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_2     0x15002C</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_3     0x150030</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_4     0x150034</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_5     0x150038</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_6     0x15003C</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_7     0x150040</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_8     0x150044</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_9     0x150048</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_A     0x15004C</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_B     0x150050</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_C     0x150054</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_D     0x150058</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_E     0x15005C</span>
<span class="cp">#define  MB_IF_A_DATA_STRUCT_F     0x150060</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Mobilygen Interface B */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  MB_IF_B_DMA               0x160000	</span><span class="cm">/* MBIF A DMA data port */</span><span class="cp"></span>
<span class="cp">#define  MB_IF_B_GPCN              0x160008	</span><span class="cm">/* MBIF A GP counter */</span><span class="cp"></span>
<span class="cp">#define  MB_IF_B_GPCN_CTRL         0x16000C</span>
<span class="cp">#define  MB_IF_B_DMA_CTRL          0x160010</span>
<span class="cp">#define  MB_IF_B_LENGTH            0x160014</span>
<span class="cp">#define  MB_IF_B_HDMA_XFER_SZ      0x160018</span>
<span class="cp">#define  MB_IF_B_HCMD              0x16001C</span>
<span class="cp">#define  MB_IF_B_HCONFIG           0x160020</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_0     0x160024</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_1     0x160028</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_2     0x16002C</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_3     0x160030</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_4     0x160034</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_5     0x160038</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_6     0x16003C</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_7     0x160040</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_8     0x160044</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_9     0x160048</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_A     0x16004C</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_B     0x160050</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_C     0x160054</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_D     0x160058</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_E     0x16005C</span>
<span class="cp">#define  MB_IF_B_DATA_STRUCT_F     0x160060</span>

<span class="cm">/* MB_DMA_CTRL */</span>
<span class="cp">#define  FLD_MB_IF_RISC_EN         0x00000010</span>
<span class="cp">#define  FLD_MB_IF_FIFO_EN         0x00000001</span>

<span class="cm">/* MB_LENGTH */</span>
<span class="cp">#define  FLD_MB_IF_LN_LNGTH        0x00000FFF</span>

<span class="cm">/* MB_HCMD register */</span>
<span class="cp">#define  FLD_MB_HCMD_H_GO          0x80000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_BUSY        0x40000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_DMA_HOLD    0x10000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_DMA_BUSY    0x08000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_DMA_TYPE    0x04000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_DMA_XACT    0x02000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_RW_N        0x01000000</span>
<span class="cp">#define  FLD_MB_HCMD_H_ADDR        0x00FF0000</span>
<span class="cp">#define  FLD_MB_HCMD_H_DATA        0x0000FFFF</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* I2C #1 */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C1_ADDR                 0x180000	</span><span class="cm">/* I2C #1 address */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_DADDR             0xfe000000	</span><span class="cm">/* RW [31:25] I2C Device Address */</span><span class="cp"></span>
						 <span class="cm">/* RO [24] reserved */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  FLD_I2C_SADDR             0x00FFFFFF	</span><span class="cm">/* RW [23:0]  I2C Sub-address */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C1_WDATA                0x180004	</span><span class="cm">/* I2C #1 write data */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_WDATA             0xFFFFFFFF	</span><span class="cm">/* RW [31:0] */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C1_CTRL                 0x180008	</span><span class="cm">/* I2C #1 control */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_PERIOD            0xFF000000	</span><span class="cm">/* RW [31:24] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_SCL_IN            0x00200000	</span><span class="cm">/* RW [21] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_SDA_IN            0x00100000	</span><span class="cm">/* RW [20] */</span><span class="cp"></span>
						 <span class="cm">/* RO [19:18] reserved */</span>
<span class="cp">#define  FLD_I2C_SCL_OUT           0x00020000	</span><span class="cm">/* RW [17] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_SDA_OUT           0x00010000	</span><span class="cm">/* RW [16] */</span><span class="cp"></span>
						 <span class="cm">/* RO [15] reserved */</span>
<span class="cp">#define  FLD_I2C_DATA_LEN          0x00007000	</span><span class="cm">/* RW [14:12] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_SADDR_INC         0x00000800	</span><span class="cm">/* RW [11] */</span><span class="cp"></span>
						 <span class="cm">/* RO [10:9] reserved */</span>
<span class="cp">#define  FLD_I2C_SADDR_LEN         0x00000300	</span><span class="cm">/* RW [9:8] */</span><span class="cp"></span>
						 <span class="cm">/* RO [7:6] reserved */</span>
<span class="cp">#define  FLD_I2C_SOFT              0x00000020	</span><span class="cm">/* RW [5] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_NOSTOP            0x00000010	</span><span class="cm">/* RW [4] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_EXTEND            0x00000008	</span><span class="cm">/* RW [3] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_SYNC              0x00000004	</span><span class="cm">/* RW [2] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_READ_SA           0x00000002	</span><span class="cm">/* RW [1] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_READ_WRN          0x00000001	</span><span class="cm">/* RW [0] */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C1_RDATA                0x18000C	</span><span class="cm">/* I2C #1 read data */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_RDATA             0xFFFFFFFF	</span><span class="cm">/* RO [31:0] */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C1_STAT                 0x180010	</span><span class="cm">/* I2C #1 status */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_XFER_IN_PROG      0x00000002	</span><span class="cm">/* RO [1] */</span><span class="cp"></span>
<span class="cp">#define  FLD_I2C_RACK              0x00000001	</span><span class="cm">/* RO [0] */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* I2C #2 */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C2_ADDR                 0x190000	</span><span class="cm">/* I2C #2 address */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C2_WDATA                0x190004	</span><span class="cm">/* I2C #2 write data */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C2_CTRL                 0x190008	</span><span class="cm">/* I2C #2 control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C2_RDATA                0x19000C	</span><span class="cm">/* I2C #2 read data */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C2_STAT                 0x190010	</span><span class="cm">/* I2C #2 status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* I2C #3 */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C3_ADDR                 0x1A0000	</span><span class="cm">/* I2C #3 address */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C3_WDATA                0x1A0004	</span><span class="cm">/* I2C #3 write data */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C3_CTRL                 0x1A0008	</span><span class="cm">/* I2C #3 control */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C3_RDATA                0x1A000C	</span><span class="cm">/* I2C #3 read data */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  I2C3_STAT                 0x1A0010	</span><span class="cm">/* I2C #3 status */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* UART */</span>
<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  UART_CTL                  0x1B0000	</span><span class="cm">/* UART Control Register */</span><span class="cp"></span>
<span class="cp">#define  FLD_LOOP_BACK_EN          (1 &lt;&lt; 7)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RX_TRG_SZ             (3 &lt;&lt; 2)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RX_EN                 (1 &lt;&lt; 1)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_TX_EN                 (1 &lt;&lt; 0)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  UART_BRD                  0x1B0004	</span><span class="cm">/* UART Baud Rate Divisor */</span><span class="cp"></span>
<span class="cp">#define  FLD_BRD                   0x0000FFFF	</span><span class="cm">/* RW field - default 0x197 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  UART_DBUF                 0x1B0008	</span><span class="cm">/* UART Tx/Rx Data BuFFer */</span><span class="cp"></span>
<span class="cp">#define  FLD_DB                    0xFFFFFFFF	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  UART_ISR                  0x1B000C	</span><span class="cm">/* UART Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define  FLD_RXD_TIMEOUT_EN        (1 &lt;&lt; 7)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_FRM_ERR_EN            (1 &lt;&lt; 6)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RXD_RDY_EN            (1 &lt;&lt; 5)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_TXD_EMPTY_EN          (1 &lt;&lt; 4)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RXD_OVERFLOW          (1 &lt;&lt; 3)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_FRM_ERR               (1 &lt;&lt; 2)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RXD_RDY               (1 &lt;&lt; 1)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_TXD_EMPTY             (1 &lt;&lt; 0)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define  UART_CNT                  0x1B0010	</span><span class="cm">/* UART Tx/Rx FIFO Byte Count */</span><span class="cp"></span>
<span class="cp">#define  FLD_TXD_CNT               (0x1F &lt;&lt; 8)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>
<span class="cp">#define  FLD_RXD_CNT               (0x1F &lt;&lt; 0)	</span><span class="cm">/* RW field - default 0 */</span><span class="cp"></span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cm">/* Motion Detection */</span>
<span class="cp">#define  MD_CH0_GRID_BLOCK_YCNT    0x170014</span>
<span class="cp">#define  MD_CH1_GRID_BLOCK_YCNT    0x170094</span>
<span class="cp">#define  MD_CH2_GRID_BLOCK_YCNT    0x170114</span>
<span class="cp">#define  MD_CH3_GRID_BLOCK_YCNT    0x170194</span>
<span class="cp">#define  MD_CH4_GRID_BLOCK_YCNT    0x170214</span>
<span class="cp">#define  MD_CH5_GRID_BLOCK_YCNT    0x170294</span>
<span class="cp">#define  MD_CH6_GRID_BLOCK_YCNT    0x170314</span>
<span class="cp">#define  MD_CH7_GRID_BLOCK_YCNT    0x170394</span>

<span class="cp">#define PIXEL_FRMT_422    4</span>
<span class="cp">#define PIXEL_FRMT_411    5</span>
<span class="cp">#define PIXEL_FRMT_Y8     6</span>

<span class="cp">#define PIXEL_ENGINE_VIP1 0</span>
<span class="cp">#define PIXEL_ENGINE_VIP2 1</span>

<span class="cp">#endif </span><span class="cm">/* Athena_REGISTERS */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
