OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/andacerdogan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/routing/23-fill.odb'…
Reading design constraints file at '/Users/andacerdogan/OpenLane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 118240 128960 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1470
Number of terminals:      29
Number of snets:          2
Number of nets:           303

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 148.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14053.
[INFO DRT-0033] mcon shape region query size = 10488.
[INFO DRT-0033] met1 shape region query size = 3167.
[INFO DRT-0033] via shape region query size = 800.
[INFO DRT-0033] met2 shape region query size = 494.
[INFO DRT-0033] via2 shape region query size = 640.
[INFO DRT-0033] met3 shape region query size = 493.
[INFO DRT-0033] via3 shape region query size = 640.
[INFO DRT-0033] met4 shape region query size = 208.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 497 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 130 unique inst patterns.
[INFO DRT-0084]   Complete 205 groups.
#scanned instances     = 1470
#unique  instances     = 148
#stdCellGenAp          = 3711
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 3006
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1043
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 117.46 (MB), peak = 117.46 (MB)

Number of guides:     2092

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 17 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 18 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 779.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 594.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 303.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1082 vertical wires in 1 frboxes and 607 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 82 vertical wires in 1 frboxes and 175 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.52 (MB), peak = 123.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.52 (MB), peak = 123.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 133.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 133.61 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 138.41 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 132.83 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 147.45 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 138.89 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:00, memory = 150.47 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:00, memory = 150.47 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:01, memory = 158.22 (MB).
    Completing 100% with 81 violations.
    elapsed time = 00:00:01, memory = 158.22 (MB).
[INFO DRT-0199]   Number of violations = 137.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     21      1      5
Recheck              1     39     16      0
Short                0     51      1      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 501.90 (MB), peak = 501.90 (MB)
Total wire length = 6864 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3599 um.
Total wire length on LAYER met2 = 3219 um.
Total wire length on LAYER met3 = 45 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2005.
Up-via summary (total 2005):

-----------------------
 FR_MASTERSLICE       0
            li1    1041
           met1     951
           met2      13
           met3       0
           met4       0
-----------------------
                   2005


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 137 violations.
    elapsed time = 00:00:00, memory = 501.90 (MB).
    Completing 20% with 137 violations.
    elapsed time = 00:00:00, memory = 501.90 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:00, memory = 501.90 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:00, memory = 501.90 (MB).
    Completing 50% with 121 violations.
    elapsed time = 00:00:00, memory = 504.15 (MB).
    Completing 60% with 121 violations.
    elapsed time = 00:00:00, memory = 505.90 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:00, memory = 505.90 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:00, memory = 505.90 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:00, memory = 505.94 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:00, memory = 505.94 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               15      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 506.06 (MB), peak = 520.18 (MB)
Total wire length = 6707 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3494 um.
Total wire length on LAYER met2 = 3171 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2014.
Up-via summary (total 2014):

-----------------------
 FR_MASTERSLICE       0
            li1    1040
           met1     961
           met2      13
           met3       0
           met4       0
-----------------------
                   2014


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 506.06 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 506.19 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 506.19 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 506.19 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        2
Short               19
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 509.94 (MB), peak = 520.18 (MB)
Total wire length = 6622 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3403 um.
Total wire length on LAYER met2 = 3176 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1993.
Up-via summary (total 1993):

-----------------------
 FR_MASTERSLICE       0
            li1    1040
           met1     940
           met2      13
           met3       0
           met4       0
-----------------------
                   1993


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 509.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.94 (MB), peak = 520.18 (MB)
Total wire length = 6626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3383 um.
Total wire length on LAYER met2 = 3181 um.
Total wire length on LAYER met3 = 60 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2002.
Up-via summary (total 2002):

-----------------------
 FR_MASTERSLICE       0
            li1    1040
           met1     945
           met2      17
           met3       0
           met4       0
-----------------------
                   2002


[INFO DRT-0198] Complete detail routing.
Total wire length = 6626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3383 um.
Total wire length on LAYER met2 = 3181 um.
Total wire length on LAYER met3 = 60 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2002.
Up-via summary (total 2002):

-----------------------
 FR_MASTERSLICE       0
            li1    1040
           met1     945
           met2      17
           met3       0
           met4       0
-----------------------
                   2002


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 509.94 (MB), peak = 520.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/results/routing/alu.odb'…
Writing netlist to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/results/routing/alu.nl.v'…
Writing powered netlist to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/results/routing/alu.pnl.v'…
Writing layout to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/results/routing/alu.def'…
