# Chapter 6.1: General Register Organization

## ğŸ“‹ Chapter Overview

General register organization uses multiple registers for operands and results, providing flexibility and reducing memory accesses. This chapter covers the design of register files, three-bus architecture, and ALU integration.

---

## ğŸ¯ Learning Objectives

- Understand the advantages of general register organization
- Learn register file design and implementation
- Study three-bus CPU architecture
- Understand ALU control and operations

---

## 1. General Register Organization Concept

### ğŸ“Œ Why Multiple Registers?

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MOTIVATION FOR GENERAL REGISTERS                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Single Accumulator (Problem):                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   To compute: Z = (A + B) * (C + D)                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   LDA A        ; AC â† A                                           â”‚ â”‚
â”‚   â”‚   ADD B        ; AC â† A + B                                       â”‚ â”‚
â”‚   â”‚   STA TEMP1    ; TEMP1 â† A + B    â† Extra memory access!         â”‚ â”‚
â”‚   â”‚   LDA C        ; AC â† C                                           â”‚ â”‚
â”‚   â”‚   ADD D        ; AC â† C + D                                       â”‚ â”‚
â”‚   â”‚   STA TEMP2    ; TEMP2 â† C + D    â† Extra memory access!         â”‚ â”‚
â”‚   â”‚   LDA TEMP1    ; AC â† A + B       â† Extra memory access!         â”‚ â”‚
â”‚   â”‚   MUL TEMP2    ; AC â† (A+B)*(C+D)                                â”‚ â”‚
â”‚   â”‚   STA Z        ; Z â† result                                       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Many memory accesses, slow execution                           â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   General Registers (Solution):                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   To compute: Z = (A + B) * (C + D)                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   LOAD R1, A    ; R1 â† A                                         â”‚ â”‚
â”‚   â”‚   LOAD R2, B    ; R2 â† B                                         â”‚ â”‚
â”‚   â”‚   ADD  R1, R1, R2 ; R1 â† A + B  (kept in register!)             â”‚ â”‚
â”‚   â”‚   LOAD R3, C    ; R3 â† C                                         â”‚ â”‚
â”‚   â”‚   LOAD R4, D    ; R4 â† D                                         â”‚ â”‚
â”‚   â”‚   ADD  R3, R3, R4 ; R3 â† C + D  (kept in register!)             â”‚ â”‚
â”‚   â”‚   MUL  R1, R1, R3 ; R1 â† (A+B)*(C+D)                            â”‚ â”‚
â”‚   â”‚   STORE R1, Z   ; Z â† result                                     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Intermediate values stay in registers - faster!                â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Access Speed Comparison:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚   Register Access:  < 1 ns  (inside CPU)                       â”‚    â”‚
â”‚   â”‚   Cache Access:     1-10 ns                                    â”‚    â”‚
â”‚   â”‚   Main Memory:      50-100 ns                                  â”‚    â”‚
â”‚   â”‚   Disk Access:      10,000,000+ ns                             â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Register File Design

### ğŸ“Œ Register File Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    REGISTER FILE (8 Ã— 16-bit)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚                    â”‚                                       â”‚             â”‚
â”‚   SELA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚      READ PORT A                     â”‚â”€â”€â”€â–º Bus A   â”‚
â”‚   (3-bit select)   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚  (16-bit)   â”‚
â”‚                    â”‚   â”‚   R0: 0000 0000 0000 0000   â”‚    â”‚             â”‚
â”‚                    â”‚   â”‚   R1: 0000 0000 0000 0001   â”‚    â”‚             â”‚
â”‚   SELB â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   â”‚   R2: 0000 0000 0000 0010   â”‚    â”‚â”€â”€â”€â–º Bus B   â”‚
â”‚   (3-bit select)   â”‚   â”‚   R3: 0000 0000 0000 0011   â”‚    â”‚  (16-bit)   â”‚
â”‚                    â”‚   â”‚   R4: 0000 0000 0000 0100   â”‚    â”‚             â”‚
â”‚                    â”‚   â”‚   R5: 0000 0000 0000 0101   â”‚    â”‚             â”‚
â”‚   SELD â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   â”‚   R6: 0000 0000 0000 0110   â”‚    â”‚             â”‚
â”‚   (3-bit select)   â”‚   â”‚   R7: 0000 0000 0000 0111   â”‚    â”‚             â”‚
â”‚                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚             â”‚
â”‚   LD â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚      WRITE PORT                      â”‚â—„â”€â”€â”€ Input   â”‚
â”‚   (Load enable)    â”‚                                       â”‚   (16-bit)  â”‚
â”‚                    â”‚                                       â”‚             â”‚
â”‚   CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                                       â”‚             â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                          â”‚
â”‚   Operation:                                                             â”‚
â”‚   â€¢ SELA selects which register outputs to Bus A                        â”‚
â”‚   â€¢ SELB selects which register outputs to Bus B                        â”‚
â”‚   â€¢ SELD selects which register receives input (when LD=1)             â”‚
â”‚   â€¢ Simultaneous read from two registers, write to one                  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Register File Implementation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    REGISTER FILE IMPLEMENTATION                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Read Logic (for Bus A):                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   SELA    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚ â”‚
â”‚   â”‚   (3-bit) â”‚  3Ã—8    â”‚                                             â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚Decoder  â”‚â”€â”€â”€â–º 8 select lines                          â”‚ â”‚
â”‚   â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                             â”‚ â”‚
â”‚   â”‚                â”‚                                                   â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€ â”€ â”€ â”€â”               â”‚ â”‚
â”‚   â”‚   â”‚            â”‚            â”‚            â”‚       â”‚               â”‚ â”‚
â”‚   â”‚   â–¼            â–¼            â–¼            â–¼       â–¼               â”‚ â”‚
â”‚   â”‚ â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”            â”‚ â”‚
â”‚   â”‚ â”‚ R0 â”‚      â”‚ R1 â”‚      â”‚ R2 â”‚      â”‚ R3 â”‚...â”‚ R7 â”‚            â”‚ â”‚
â”‚   â”‚ â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜   â””â”€â”¬â”€â”€â”˜            â”‚ â”‚
â”‚   â”‚   â”‚           â”‚           â”‚           â”‚       â”‚                  â”‚ â”‚
â”‚   â”‚   â–¼           â–¼           â–¼           â–¼       â–¼                  â”‚ â”‚
â”‚   â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚ â”‚
â”‚   â”‚ â”‚           8-to-1 MUX (16-bit wide)          â”‚â”€â”€â”€â”€â–º Bus A      â”‚ â”‚
â”‚   â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Write Logic:                                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   SELD    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚ â”‚
â”‚   â”‚   (3-bit) â”‚  3Ã—8    â”‚                                             â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚Decoder  â”‚â”€â”€â”€â–º 8 load enable lines                     â”‚ â”‚
â”‚   â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                             â”‚ â”‚
â”‚   â”‚                â”‚                                                   â”‚ â”‚
â”‚   â”‚   LD â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ (AND with each decoder output)                  â”‚ â”‚
â”‚   â”‚                â”‚                                                   â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€ â”€ â”€ â”€â”               â”‚ â”‚
â”‚   â”‚   â”‚            â”‚            â”‚            â”‚       â”‚               â”‚ â”‚
â”‚   â”‚   â–¼            â–¼            â–¼            â–¼       â–¼               â”‚ â”‚
â”‚   â”‚ â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”            â”‚ â”‚
â”‚   â”‚ â”‚ LD0â”‚      â”‚ LD1â”‚      â”‚ LD2â”‚      â”‚ LD3â”‚...â”‚ LD7â”‚            â”‚ â”‚
â”‚   â”‚ â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜   â””â”€â”¬â”€â”€â”˜            â”‚ â”‚
â”‚   â”‚   â”‚           â”‚           â”‚           â”‚       â”‚                  â”‚ â”‚
â”‚   â”‚   â–¼           â–¼           â–¼           â–¼       â–¼                  â”‚ â”‚
â”‚   â”‚ â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”            â”‚ â”‚
â”‚   â”‚ â”‚ R0 â”‚â—„â”€â”€â”€â”€â”€â”‚ R1 â”‚â—„â”€â”€â”€â”€â”€â”‚ R2 â”‚â—„â”€â”€â”€â”€â”€â”‚ R3 â”‚â—„â”€â”€â”‚ R7 â”‚â—„â”€â”€ Input  â”‚ â”‚
â”‚   â”‚ â””â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜            â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Only selected register loads from input                        â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Three-Bus CPU Architecture

### ğŸ“Œ CPU Datapath with Three Buses

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    THREE-BUS CPU ORGANIZATION                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚ â”‚
â”‚   â”‚   SELA (3-bit) â”€â”€â”€â–ºâ”‚                      â”‚â”€â”€â”€â–º Bus A â”€â”€â”€â”       â”‚ â”‚
â”‚   â”‚                    â”‚    REGISTER FILE     â”‚              â”‚       â”‚ â”‚
â”‚   â”‚   SELB (3-bit) â”€â”€â”€â–ºâ”‚    (8 Ã— 16-bit)     â”‚â”€â”€â”€â–º Bus B â”€â”€â”€â”¼â”€â”€â”€â”   â”‚ â”‚
â”‚   â”‚                    â”‚                      â”‚              â”‚   â”‚   â”‚ â”‚
â”‚   â”‚   SELD (3-bit) â”€â”€â”€â–ºâ”‚                      â”‚â—„â”€â”€â”€ Bus D â—„â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”‚ â”‚
â”‚   â”‚   LD â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                      â”‚              â”‚   â”‚   â”‚ â”‚
â”‚   â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚   â”‚   â”‚ â”‚
â”‚   â”‚                                                          â”‚   â”‚   â”‚ â”‚
â”‚   â”‚                                                          â–¼   â–¼   â”‚ â”‚
â”‚   â”‚   OPR (5-bit) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”Œâ”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚   â”‚                                                      â”‚       â”‚   â”‚ â”‚
â”‚   â”‚                      A operand â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  ALU  â”‚   â”‚ â”‚
â”‚   â”‚                                                      â”‚       â”‚   â”‚ â”‚
â”‚   â”‚                      B operand â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚       â”‚   â”‚ â”‚
â”‚   â”‚                                                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â”‚ â”‚
â”‚   â”‚                                                          â”‚       â”‚ â”‚
â”‚   â”‚                                                          â”‚       â”‚ â”‚
â”‚   â”‚                                              Result â”€â”€â”€â”€â”€â”˜       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Control Word Format:                                           â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚ â”‚
â”‚   â”‚   â”‚ SELA  â”‚ SELB  â”‚ SELD  â”‚  OPR   â”‚                           â”‚â”‚ â”‚
â”‚   â”‚   â”‚ 3-bit â”‚ 3-bit â”‚ 3-bit â”‚ 5-bit  â”‚                           â”‚â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚â”‚ â”‚
â”‚   â”‚     â†“       â†“       â†“       â†“                                  â”‚â”‚ â”‚
â”‚   â”‚   Select  Select  Select  ALU                                  â”‚â”‚ â”‚
â”‚   â”‚   A src   B src   Dest    Operation                            â”‚â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Example Operation: R1 â† R2 + R3

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EXAMPLE: ADD R1, R2, R3                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Meaning: R1 â† R2 + R3                                                 â”‚
â”‚                                                                          â”‚
â”‚   Control Word:                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   SELA = 010  (R2 to Bus A)                                     â”‚   â”‚
â”‚   â”‚   SELB = 011  (R3 to Bus B)                                     â”‚   â”‚
â”‚   â”‚   SELD = 001  (R1 receives result)                              â”‚   â”‚
â”‚   â”‚   OPR  = ADD  (Addition operation)                              â”‚   â”‚
â”‚   â”‚   LD   = 1    (Enable write to R1)                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Data Flow:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚ â”‚
â”‚   â”‚        â”‚    REGISTER FILE     â”‚                                   â”‚ â”‚
â”‚   â”‚        â”‚  R0: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ    â”‚                                   â”‚ â”‚
â”‚   â”‚        â”‚  R1: ????????????????â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚ â”‚
â”‚   â”‚        â”‚  R2: â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Bus A â”€â”€â”€â”          â”‚    â”‚ â”‚
â”‚   â”‚        â”‚  R3: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Bus B â”€â”€â”€â”¼â”€â”€â”       â”‚    â”‚ â”‚
â”‚   â”‚        â”‚  R4: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ    â”‚                   â”‚  â”‚       â”‚    â”‚ â”‚
â”‚   â”‚        â”‚  ...                 â”‚                   â”‚  â”‚       â”‚    â”‚ â”‚
â”‚   â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚  â”‚       â”‚    â”‚ â”‚
â”‚   â”‚                                                   â”‚  â”‚       â”‚    â”‚ â”‚
â”‚   â”‚                                                   â–¼  â–¼       â”‚    â”‚ â”‚
â”‚   â”‚                                              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚    â”‚ â”‚
â”‚   â”‚                                              â”‚   ALU   â”‚    â”‚    â”‚ â”‚
â”‚   â”‚                                              â”‚   ADD   â”‚    â”‚    â”‚ â”‚
â”‚   â”‚                                              â”‚ R2 + R3 â”‚    â”‚    â”‚ â”‚
â”‚   â”‚                                              â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚    â”‚ â”‚
â”‚   â”‚                                                   â”‚         â”‚    â”‚ â”‚
â”‚   â”‚                                                   â–¼         â”‚    â”‚ â”‚
â”‚   â”‚                                              Bus D â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   All happens in ONE clock cycle!                                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. ALU Design

### ğŸ“Œ ALU Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ARITHMETIC LOGIC UNIT (ALU)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚    A (16-bit) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚ â”‚
â”‚   â”‚                                                 â”‚                 â”‚ â”‚
â”‚   â”‚    B (16-bit) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”               â”‚ â”‚
â”‚   â”‚                                                 â”‚ â”‚               â”‚ â”‚
â”‚   â”‚    OPR (5-bit)                                  â”‚ â”‚               â”‚ â”‚
â”‚   â”‚       â”‚                                         â–¼ â–¼               â”‚ â”‚
â”‚   â”‚       â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚                                        â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   ADD    â”‚â”€â”€â”€â”€â”€â”       â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   SUB    â”‚â”€â”€â”€â”€â”€â”¤       â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚       â”‚    â”‚    â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚       â””â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   AND    â”‚â”€â”€â”€â”€â”€â”¤       â”‚            â”‚ â”‚
â”‚   â”‚            â”‚    â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”˜    â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚        â”‚        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   OR     â”‚â”€â”€â”€â”€â”€â”¤       â”‚            â”‚ â”‚
â”‚   â”‚        â”‚        â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚        â”‚        â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚        â–¼        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   XOR    â”‚â”€â”€â”€â”€â”€â”¤       â”‚            â”‚ â”‚
â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”     â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚    â”‚ OPR  â”‚     â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚       â”‚            â”‚ â”‚
â”‚   â”‚    â”‚Decodeâ”‚     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ TRANSFER â”‚â”€â”€â”€â”€â”€â”¤       â”‚            â”‚ â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”˜     â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â–¼       â”‚            â”‚ â”‚
â”‚   â”‚                 â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚            â”‚ â”‚
â”‚   â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   MUX    â”‚â”€â”€â”¼â”€â”€â–º Output  â”‚ â”‚
â”‚   â”‚                                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚            â”‚ â”‚
â”‚   â”‚                                            â”‚       â”‚            â”‚ â”‚
â”‚   â”‚                                            â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–º Flags   â”‚ â”‚
â”‚   â”‚                                            â”‚       â”‚   (Z,N,C,V)â”‚ â”‚
â”‚   â”‚                                            â”‚       â”‚            â”‚ â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚            â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ ALU Operations Table

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ALU OPERATION CODES                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   OPR    â”‚  Symbol â”‚  Operation           â”‚  Microoperation     â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   00000  â”‚  TSFA   â”‚  Transfer A          â”‚  F â† A              â”‚   â”‚
â”‚   â”‚   00001  â”‚  INCA   â”‚  Increment A         â”‚  F â† A + 1          â”‚   â”‚
â”‚   â”‚   00010  â”‚  ADD    â”‚  Add                 â”‚  F â† A + B          â”‚   â”‚
â”‚   â”‚   00011  â”‚  ADDC   â”‚  Add with Carry      â”‚  F â† A + B + Cin    â”‚   â”‚
â”‚   â”‚   00100  â”‚  SUB    â”‚  Subtract            â”‚  F â† A - B          â”‚   â”‚
â”‚   â”‚   00101  â”‚  SUBC   â”‚  Subtract with Borrowâ”‚  F â† A - B - Cin    â”‚   â”‚
â”‚   â”‚   00110  â”‚  DECA   â”‚  Decrement A         â”‚  F â† A - 1          â”‚   â”‚
â”‚   â”‚   00111  â”‚  TSFB   â”‚  Transfer B          â”‚  F â† B              â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   01000  â”‚  AND    â”‚  AND                 â”‚  F â† A âˆ§ B          â”‚   â”‚
â”‚   â”‚   01001  â”‚  OR     â”‚  OR                  â”‚  F â† A âˆ¨ B          â”‚   â”‚
â”‚   â”‚   01010  â”‚  XOR    â”‚  Exclusive OR        â”‚  F â† A âŠ• B          â”‚   â”‚
â”‚   â”‚   01011  â”‚  NOTA   â”‚  Complement A        â”‚  F â† A'             â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   10000  â”‚  SHRA   â”‚  Shift Right A       â”‚  F â† shr A          â”‚   â”‚
â”‚   â”‚   10001  â”‚  SHLA   â”‚  Shift Left A        â”‚  F â† shl A          â”‚   â”‚
â”‚   â”‚   10010  â”‚  ROTRA  â”‚  Rotate Right A      â”‚  F â† ror A          â”‚   â”‚
â”‚   â”‚   10011  â”‚  ROTLA  â”‚  Rotate Left A       â”‚  F â† rol A          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Status Flags Updated:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Z (Zero)     : F = 0                                          â”‚   â”‚
â”‚   â”‚   N (Negative) : F < 0 (MSB = 1)                                â”‚   â”‚
â”‚   â”‚   C (Carry)    : Carry out from addition                        â”‚   â”‚
â”‚   â”‚   V (Overflow) : Signed overflow                                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Complete Control Word Format

### ğŸ“Œ Microinstruction Fields

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPLETE CONTROL WORD                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   SELA  â”‚ SELB  â”‚ SELD  â”‚  OPR   â”‚ LD â”‚ Other Control            â”‚ â”‚
â”‚   â”‚  3-bit â”‚ 3-bit â”‚ 3-bit â”‚ 5-bit  â”‚ 1  â”‚ (memory, flags, etc.)    â”‚ â”‚
â”‚   â”‚        â”‚       â”‚       â”‚        â”‚ bitâ”‚                           â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Select Code Encoding:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Code â”‚ SELA/B (Source) â”‚ SELD (Destination)                   â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   000  â”‚       R0        â”‚       R0                             â”‚   â”‚
â”‚   â”‚   001  â”‚       R1        â”‚       R1                             â”‚   â”‚
â”‚   â”‚   010  â”‚       R2        â”‚       R2                             â”‚   â”‚
â”‚   â”‚   011  â”‚       R3        â”‚       R3                             â”‚   â”‚
â”‚   â”‚   100  â”‚       R4        â”‚       R4                             â”‚   â”‚
â”‚   â”‚   101  â”‚       R5        â”‚       R5                             â”‚   â”‚
â”‚   â”‚   110  â”‚       R6        â”‚       R6                             â”‚   â”‚
â”‚   â”‚   111  â”‚       R7        â”‚       R7                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Example Control Words:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚   R1 â† R2 + R3                                                  â”‚   â”‚
â”‚   â”‚   SELA=010, SELB=011, SELD=001, OPR=ADD, LD=1                  â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚   R5 â† R5 - 1 (Decrement R5)                                    â”‚   â”‚
â”‚   â”‚   SELA=101, SELB=xxx, SELD=101, OPR=DECA, LD=1                 â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚   R0 â† R1 âˆ§ R2 (AND operation)                                 â”‚   â”‚
â”‚   â”‚   SELA=001, SELB=010, SELD=000, OPR=AND, LD=1                  â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚   R7 â† shr R7 (Shift right)                                     â”‚   â”‚
â”‚   â”‚   SELA=111, SELB=xxx, SELD=111, OPR=SHRA, LD=1                 â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Number of Registers Trade-offs

### ğŸ“Œ Design Considerations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    REGISTER COUNT TRADE-OFFS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Factor            â”‚  More Registers        â”‚  Fewer Registers  â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   Memory accesses   â”‚  Fewer (good)          â”‚  More (bad)       â”‚   â”‚
â”‚   â”‚   Instruction size  â”‚  Larger reg fields     â”‚  Smaller          â”‚   â”‚
â”‚   â”‚   Context switch    â”‚  More to save/restore  â”‚  Less overhead    â”‚   â”‚
â”‚   â”‚   Hardware cost     â”‚  More silicon area     â”‚  Less area        â”‚   â”‚
â”‚   â”‚   Compiler work     â”‚  Easier allocation     â”‚  Harder to use    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Typical Register Counts:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Architecture      â”‚  General Purpose Registers                â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   x86 (32-bit)      â”‚  8 (EAX, EBX, ECX, EDX, ESI, EDI, EBP,ESP)â”‚   â”‚
â”‚   â”‚   x86-64            â”‚  16 (RAX-R15)                             â”‚   â”‚
â”‚   â”‚   ARM               â”‚  16 (R0-R15)                              â”‚   â”‚
â”‚   â”‚   MIPS              â”‚  32 ($0-$31)                              â”‚   â”‚
â”‚   â”‚   SPARC             â”‚  32 visible (128+ total with windows)    â”‚   â”‚
â”‚   â”‚   RISC-V            â”‚  32 (x0-x31)                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Register Field Size:                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Registers â”‚ Field Bits â”‚ 3-operand instruction overhead       â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚      8      â”‚    3-bit   â”‚   9 bits for register specifiers    â”‚   â”‚
â”‚   â”‚     16      â”‚    4-bit   â”‚  12 bits for register specifiers    â”‚   â”‚
â”‚   â”‚     32      â”‚    5-bit   â”‚  15 bits for register specifiers    â”‚   â”‚
â”‚   â”‚     64      â”‚    6-bit   â”‚  18 bits for register specifiers    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Component | Function |
|-----------|----------|
| **Register File** | Set of nÃ—m bit registers with read/write ports |
| **Bus A** | First source operand output |
| **Bus B** | Second source operand output |
| **Bus D** | Result input (destination) |
| **SELA** | Selects register for Bus A |
| **SELB** | Selects register for Bus B |
| **SELD** | Selects destination register |
| **OPR** | ALU operation select |
| **LD** | Load enable for destination register |
| **ALU** | Performs arithmetic/logic operations |

---

## â“ Quick Revision Questions

1. **Q**: What is the main advantage of general register organization over single accumulator?
   
   **A**: Intermediate results can be kept in registers instead of memory. Registers are much faster (< 1ns) than memory (50-100ns), reducing execution time significantly.

2. **Q**: How many MUX select lines are needed for an 8-register file?
   
   **A**: 3 bits (since 2Â³ = 8). Each select (SELA, SELB, SELD) needs 3 bits.

3. **Q**: Can a three-bus architecture read two registers and write one in a single cycle?
   
   **A**: Yes. Bus A and Bus B provide two read outputs simultaneously, while Bus D provides the write input. This enables R1 â† R2 + R3 in one cycle.

4. **Q**: Why does the control word have separate SELA and SELB fields?
   
   **A**: To allow two different registers to be read simultaneously for two-operand operations like ADD R1, R2, R3 where R2 and R3 are both source operands.

5. **Q**: What determines the size of the OPR field?
   
   **A**: The number of ALU operations supported. For 32 operations, 5 bits are needed (2âµ = 32).

6. **Q**: Why might RISC architectures use 32 registers while x86 uses only 8?
   
   **A**: RISC philosophy minimizes memory accesses, requiring more registers. x86 evolved from older 8-bit designs and relies more on memory/cache. More registers also mean larger instruction encodings.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 6 Home](README.md) | [Unit 6 Home](README.md) | [Stack Organization](02-stack-organization.md) |

---

[â† Unit 6 Home](README.md) | [Course Home](../README.md) | [Next Chapter â†’](02-stack-organization.md)
