IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.40        Core1: 35.72        
Core2: 81.86        Core3: 77.99        
Core4: 132.97        Core5: 118.29        
Core6: 58.13        Core7: 38.39        
Core8: 25.68        Core9: 89.99        
Core10: 65.63        Core11: 116.80        
Core12: 133.53        Core13: 77.23        
Core14: 36.09        Core15: 29.77        
Core16: 115.44        Core17: 52.63        
Core18: 121.77        Core19: 136.38        
Core20: 102.87        Core21: 37.42        
Core22: 32.09        Core23: 50.54        
Core24: 94.30        Core25: 135.44        
Core26: 118.69        Core27: 56.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.74
Socket1: 85.37
DDR read Latency(ns)
Socket0: 214.08
Socket1: 221.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.05        Core1: 39.11        
Core2: 84.36        Core3: 75.55        
Core4: 137.79        Core5: 117.21        
Core6: 50.68        Core7: 37.48        
Core8: 26.23        Core9: 109.57        
Core10: 66.73        Core11: 115.39        
Core12: 134.41        Core13: 79.06        
Core14: 37.20        Core15: 30.58        
Core16: 101.28        Core17: 56.38        
Core18: 122.08        Core19: 136.64        
Core20: 102.71        Core21: 38.19        
Core22: 34.78        Core23: 52.54        
Core24: 92.52        Core25: 135.82        
Core26: 119.09        Core27: 52.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.29
Socket1: 85.84
DDR read Latency(ns)
Socket0: 216.29
Socket1: 224.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.96        Core1: 41.84        
Core2: 87.26        Core3: 80.73        
Core4: 139.26        Core5: 118.06        
Core6: 58.81        Core7: 38.60        
Core8: 27.43        Core9: 48.87        
Core10: 66.86        Core11: 116.27        
Core12: 136.13        Core13: 75.58        
Core14: 39.01        Core15: 31.33        
Core16: 110.12        Core17: 53.97        
Core18: 123.33        Core19: 137.61        
Core20: 114.96        Core21: 38.48        
Core22: 33.61        Core23: 54.96        
Core24: 81.49        Core25: 136.70        
Core26: 119.35        Core27: 58.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.20
Socket1: 86.89
DDR read Latency(ns)
Socket0: 218.19
Socket1: 224.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.98        Core1: 36.08        
Core2: 82.72        Core3: 78.28        
Core4: 139.48        Core5: 118.97        
Core6: 58.54        Core7: 42.22        
Core8: 28.38        Core9: 103.59        
Core10: 57.57        Core11: 116.23        
Core12: 135.74        Core13: 79.35        
Core14: 38.18        Core15: 31.18        
Core16: 83.28        Core17: 55.92        
Core18: 124.04        Core19: 137.76        
Core20: 110.68        Core21: 37.51        
Core22: 33.93        Core23: 56.52        
Core24: 98.50        Core25: 136.62        
Core26: 119.91        Core27: 59.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.52
Socket1: 86.31
DDR read Latency(ns)
Socket0: 218.08
Socket1: 225.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.49        Core1: 36.51        
Core2: 79.21        Core3: 78.15        
Core4: 135.74        Core5: 118.23        
Core6: 58.76        Core7: 40.75        
Core8: 27.01        Core9: 87.20        
Core10: 65.78        Core11: 116.55        
Core12: 135.43        Core13: 69.20        
Core14: 37.65        Core15: 31.42        
Core16: 99.05        Core17: 51.84        
Core18: 120.10        Core19: 136.17        
Core20: 107.61        Core21: 40.87        
Core22: 33.76        Core23: 53.01        
Core24: 100.13        Core25: 136.12        
Core26: 119.74        Core27: 58.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.99
Socket1: 86.58
DDR read Latency(ns)
Socket0: 218.57
Socket1: 224.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.81        Core1: 34.04        
Core2: 83.96        Core3: 72.83        
Core4: 135.39        Core5: 118.74        
Core6: 58.57        Core7: 38.02        
Core8: 26.52        Core9: 92.39        
Core10: 66.19        Core11: 117.73        
Core12: 134.24        Core13: 62.33        
Core14: 38.77        Core15: 29.51        
Core16: 105.25        Core17: 53.15        
Core18: 112.35        Core19: 133.38        
Core20: 123.66        Core21: 38.30        
Core22: 33.27        Core23: 54.25        
Core24: 98.65        Core25: 132.08        
Core26: 117.77        Core27: 56.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.50
Socket1: 84.35
DDR read Latency(ns)
Socket0: 217.98
Socket1: 218.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 26.07        
Core2: 59.33        Core3: 80.61        
Core4: 136.89        Core5: 124.10        
Core6: 82.43        Core7: 39.62        
Core8: 45.48        Core9: 106.98        
Core10: 50.30        Core11: 119.14        
Core12: 131.84        Core13: 60.37        
Core14: 29.63        Core15: 49.38        
Core16: 94.78        Core17: 115.91        
Core18: 123.41        Core19: 141.38        
Core20: 89.45        Core21: 40.93        
Core22: 31.59        Core23: 60.36        
Core24: 59.02        Core25: 140.44        
Core26: 121.65        Core27: 67.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.73
Socket1: 89.13
DDR read Latency(ns)
Socket0: 220.91
Socket1: 225.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.73        Core1: 24.34        
Core2: 60.75        Core3: 78.08        
Core4: 133.33        Core5: 122.56        
Core6: 86.73        Core7: 43.22        
Core8: 32.87        Core9: 90.63        
Core10: 112.29        Core11: 116.54        
Core12: 128.63        Core13: 60.88        
Core14: 29.12        Core15: 51.26        
Core16: 73.76        Core17: 108.48        
Core18: 120.46        Core19: 141.00        
Core20: 94.55        Core21: 43.36        
Core22: 29.24        Core23: 53.14        
Core24: 66.76        Core25: 140.47        
Core26: 121.03        Core27: 59.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.11
Socket1: 89.03
DDR read Latency(ns)
Socket0: 218.82
Socket1: 226.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.95        Core1: 26.23        
Core2: 65.95        Core3: 77.70        
Core4: 135.91        Core5: 123.96        
Core6: 86.55        Core7: 39.24        
Core8: 43.74        Core9: 101.57        
Core10: 96.50        Core11: 118.46        
Core12: 132.35        Core13: 60.21        
Core14: 31.09        Core15: 41.97        
Core16: 45.25        Core17: 83.79        
Core18: 122.37        Core19: 139.45        
Core20: 93.18        Core21: 39.28        
Core22: 30.58        Core23: 57.84        
Core24: 63.46        Core25: 138.49        
Core26: 120.15        Core27: 66.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.80
Socket1: 87.29
DDR read Latency(ns)
Socket0: 220.59
Socket1: 223.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.18        Core1: 24.23        
Core2: 65.57        Core3: 78.95        
Core4: 133.02        Core5: 122.26        
Core6: 81.97        Core7: 35.59        
Core8: 41.72        Core9: 88.52        
Core10: 111.47        Core11: 115.99        
Core12: 129.09        Core13: 53.29        
Core14: 27.60        Core15: 42.67        
Core16: 113.04        Core17: 141.03        
Core18: 122.01        Core19: 138.85        
Core20: 122.69        Core21: 41.94        
Core22: 27.89        Core23: 57.76        
Core24: 65.93        Core25: 138.62        
Core26: 120.73        Core27: 64.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.82
Socket1: 86.13
DDR read Latency(ns)
Socket0: 214.93
Socket1: 221.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.94        Core1: 26.92        
Core2: 57.04        Core3: 77.88        
Core4: 134.18        Core5: 123.68        
Core6: 109.63        Core7: 36.49        
Core8: 43.74        Core9: 92.30        
Core10: 112.03        Core11: 116.86        
Core12: 131.51        Core13: 61.99        
Core14: 28.89        Core15: 44.43        
Core16: 108.12        Core17: 93.86        
Core18: 122.21        Core19: 139.67        
Core20: 88.68        Core21: 39.96        
Core22: 29.18        Core23: 50.63        
Core24: 65.98        Core25: 139.39        
Core26: 120.38        Core27: 66.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.87
Socket1: 86.75
DDR read Latency(ns)
Socket0: 217.09
Socket1: 222.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.40        Core1: 24.33        
Core2: 56.47        Core3: 79.45        
Core4: 134.31        Core5: 122.91        
Core6: 49.93        Core7: 37.88        
Core8: 41.73        Core9: 93.23        
Core10: 88.23        Core11: 117.47        
Core12: 129.42        Core13: 60.71        
Core14: 27.16        Core15: 43.55        
Core16: 114.77        Core17: 93.48        
Core18: 123.90        Core19: 139.69        
Core20: 102.58        Core21: 42.73        
Core22: 30.02        Core23: 56.68        
Core24: 67.72        Core25: 139.12        
Core26: 120.88        Core27: 65.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.52
Socket1: 86.89
DDR read Latency(ns)
Socket0: 218.59
Socket1: 224.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.88        Core1: 29.89        
Core2: 70.52        Core3: 69.37        
Core4: 130.81        Core5: 117.62        
Core6: 83.27        Core7: 32.74        
Core8: 35.51        Core9: 60.27        
Core10: 99.69        Core11: 115.10        
Core12: 128.83        Core13: 82.99        
Core14: 34.23        Core15: 30.42        
Core16: 47.12        Core17: 49.39        
Core18: 120.31        Core19: 133.13        
Core20: 92.58        Core21: 41.79        
Core22: 31.02        Core23: 51.05        
Core24: 76.60        Core25: 127.97        
Core26: 116.36        Core27: 78.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.35
Socket1: 83.73
DDR read Latency(ns)
Socket0: 216.91
Socket1: 219.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 30.45        
Core2: 70.14        Core3: 70.73        
Core4: 130.38        Core5: 118.62        
Core6: 90.34        Core7: 34.19        
Core8: 32.54        Core9: 62.02        
Core10: 106.04        Core11: 115.39        
Core12: 128.69        Core13: 77.53        
Core14: 33.54        Core15: 30.72        
Core16: 93.60        Core17: 49.31        
Core18: 119.50        Core19: 134.01        
Core20: 127.06        Core21: 43.76        
Core22: 30.92        Core23: 51.68        
Core24: 82.71        Core25: 129.48        
Core26: 116.19        Core27: 51.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.46
Socket1: 84.63
DDR read Latency(ns)
Socket0: 218.39
Socket1: 220.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.52        Core1: 33.24        
Core2: 73.75        Core3: 71.72        
Core4: 129.81        Core5: 116.12        
Core6: 84.03        Core7: 30.36        
Core8: 31.68        Core9: 61.90        
Core10: 89.23        Core11: 115.18        
Core12: 127.73        Core13: 78.12        
Core14: 33.00        Core15: 29.55        
Core16: 84.78        Core17: 48.51        
Core18: 117.99        Core19: 132.32        
Core20: 104.32        Core21: 41.65        
Core22: 31.42        Core23: 50.22        
Core24: 85.54        Core25: 126.13        
Core26: 115.88        Core27: 72.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.28
Socket1: 83.61
DDR read Latency(ns)
Socket0: 217.64
Socket1: 219.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.87        Core1: 30.63        
Core2: 69.15        Core3: 70.39        
Core4: 129.98        Core5: 116.71        
Core6: 45.10        Core7: 32.50        
Core8: 30.65        Core9: 57.13        
Core10: 97.77        Core11: 114.48        
Core12: 128.35        Core13: 77.15        
Core14: 34.29        Core15: 29.49        
Core16: 96.01        Core17: 49.62        
Core18: 118.94        Core19: 133.18        
Core20: 88.51        Core21: 42.51        
Core22: 31.20        Core23: 52.80        
Core24: 84.99        Core25: 126.49        
Core26: 115.30        Core27: 74.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.14
Socket1: 83.50
DDR read Latency(ns)
Socket0: 214.79
Socket1: 217.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.88        Core1: 31.96        
Core2: 72.56        Core3: 62.89        
Core4: 130.87        Core5: 116.79        
Core6: 93.90        Core7: 32.18        
Core8: 32.00        Core9: 49.80        
Core10: 99.23        Core11: 115.09        
Core12: 128.88        Core13: 79.23        
Core14: 34.60        Core15: 30.88        
Core16: 89.63        Core17: 50.85        
Core18: 119.71        Core19: 134.13        
Core20: 110.94        Core21: 41.88        
Core22: 31.80        Core23: 50.25        
Core24: 83.47        Core25: 127.38        
Core26: 116.53        Core27: 71.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.10
Socket1: 83.88
DDR read Latency(ns)
Socket0: 217.88
Socket1: 220.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 30.22        
Core2: 70.70        Core3: 63.08        
Core4: 129.34        Core5: 117.46        
Core6: 90.66        Core7: 32.15        
Core8: 33.44        Core9: 59.28        
Core10: 86.93        Core11: 115.04        
Core12: 128.47        Core13: 80.96        
Core14: 34.07        Core15: 30.02        
Core16: 92.61        Core17: 49.53        
Core18: 119.98        Core19: 133.48        
Core20: 106.49        Core21: 42.17        
Core22: 31.03        Core23: 52.90        
Core24: 65.58        Core25: 127.64        
Core26: 115.43        Core27: 61.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.78
Socket1: 83.61
DDR read Latency(ns)
Socket0: 217.02
Socket1: 218.71
