== Design_A_CPU Features ==

* 16-bit CPU
* Coded in VHDL
* 12.5 MIPS
* 14+ instructions
* [https://github.com/douggilliland/Design_A_CPU/tree/main/Assembler Assembler]
* Wide peripheral support
* Small LUT/Memory footprint in FPGA

== Video Series ==

* [https://www.youtube.com/watch?v=ZtEJHF-pVU0&list=PLn__0BqzWEWNspQ0xkG5h-oSJ21EAet8H YouTube Video Series].

== Documentation ==

* [https://github.com/douggilliland/Design_A_CPU/tree/main/Docs Documentation slides are here].

== Opcodes ==

<img src="https://raw.githubusercontent.com/douggilliland/Design_A_CPU/main/Docs/Opcodes.PNG"></img>

== Hardware ==

* https://github.com/ChinaQMTECH/CYCLONE_IV_STARTER_KIT QMTECH CYCLONE IV STARTER KIT GitHub]
** [https://github.com/douggilliland/FPGA_Cards/tree/master/QMTECH_CYCLONE_IV_STARTER_KIT QMTECH FPGA Files Reflector ]
* [https://www.aliexpress.com/item/33007471265.html?spm=a2g0o.store_pc_groupList.8148356.5.2f5a77a2912sNP QMTECH EP4CE15 FPGA card] - AliExpress page

<img src="https://raw.githubusercontent.com/douggilliland/Design_A_CPU/main/Docs/CycloneIV_Starter_Kit_P528-cropped.jpg?token=AALUDDTXH4AAMPMJKRVL2LDA5BCOI"></img>
