

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_19_29'
================================================================
* Date:           Thu May 15 14:39:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.298 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      191|      191|  1.012 us|  1.012 us|  191|  191|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |      189|      189|        10|          6|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      188|    -|
|Register             |        -|     -|      214|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      214|      227|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_215_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln25_fu_194_p2   |         +|   0|  0|  14|           7|           4|
    |icmp_ln19_fu_170_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          20|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7         |   9|          2|    6|         12|
    |ap_sig_allocacmp_top_load_1  |   9|          2|   32|         64|
    |bottom_fu_60                 |   9|          2|   32|         64|
    |grp_fu_140_p0                |  14|          3|   32|         96|
    |grp_fu_140_p1                |  14|          3|   32|         96|
    |grp_fu_145_p0                |  14|          3|   32|         96|
    |grp_fu_145_p1                |  14|          3|   32|         96|
    |internal_state_address0      |  14|          3|    6|         18|
    |j_fu_64                      |   9|          2|    6|         12|
    |top_fu_56                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 188|         40|  247|        633|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bitcast_ln25_1_reg_330       |  32|   0|   32|          0|
    |bitcast_ln25_reg_325         |  32|   0|   32|          0|
    |bottom_fu_60                 |  32|   0|   32|          0|
    |icmp_ln19_reg_294            |   1|   0|    1|          0|
    |internal_state_addr_reg_298  |   6|   0|    6|          0|
    |j_fu_64                      |   6|   0|    6|          0|
    |right_reg_319                |  32|   0|   32|          0|
    |top_fu_56                    |  32|   0|   32|          0|
    |top_load_1_reg_313           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 214|   0|  214|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1211_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1211_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1211_p_opcode     |  out|    2|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1211_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1211_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1215_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1215_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1215_p_opcode     |  out|    2|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1215_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1215_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1219_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1219_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1219_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1219_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1223_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1223_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1223_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|grp_fu_1223_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_19_29|  return value|
|bottom_9_reload          |   in|   32|     ap_none|                   bottom_9_reload|        scalar|
|top_15                   |   in|   32|     ap_none|                            top_15|        scalar|
|internal_state_address0  |  out|    6|   ap_memory|                    internal_state|         array|
|internal_state_ce0       |  out|    1|   ap_memory|                    internal_state|         array|
|internal_state_we0       |  out|    1|   ap_memory|                    internal_state|         array|
|internal_state_d0        |  out|   32|   ap_memory|                    internal_state|         array|
|internal_state_q0        |   in|   32|   ap_memory|                    internal_state|         array|
|coefficient_address0     |  out|    6|   ap_memory|                       coefficient|         array|
|coefficient_ce0          |  out|    1|   ap_memory|                       coefficient|         array|
|coefficient_q0           |   in|   32|   ap_memory|                       coefficient|         array|
|coefficient_address1     |  out|    6|   ap_memory|                       coefficient|         array|
|coefficient_ce1          |  out|    1|   ap_memory|                       coefficient|         array|
|coefficient_q1           |   in|   32|   ap_memory|                       coefficient|         array|
|bottom_11_out            |  out|   32|      ap_vld|                     bottom_11_out|       pointer|
|bottom_11_out_ap_vld     |  out|    1|      ap_vld|                     bottom_11_out|       pointer|
|left_5_out               |  out|   32|      ap_vld|                        left_5_out|       pointer|
|left_5_out_ap_vld        |  out|    1|      ap_vld|                        left_5_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 6, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 13 'alloca' 'top' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 14 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%top_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %top_15"   --->   Operation 18 'read' 'top_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bottom_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bottom_9_reload"   --->   Operation 19 'read' 'bottom_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 1, i6 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bottom_9_reload_read, i32 %bottom"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %top_15_read, i32 %top"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.5"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_7 = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 24 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln19 = icmp_eq  i6 %j_7, i6 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 25 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.5.split, void %VITIS_LOOP_31_3.5.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %j_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 28 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%internal_state_addr = getelementptr i32 %internal_state, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 29 'getelementptr' 'internal_state_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 30 'load' 'internal_state_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %j_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 31 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln25_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln25, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln25_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln25 = add i7 %shl_ln25_5, i7 124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 33 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln25_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln25, i32 2, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 34 'partselect' 'lshr_ln25_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %lshr_ln25_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 35 'zext' 'zext_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%coefficient_addr = getelementptr i32 %coefficient, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 36 'getelementptr' 'coefficient_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 37 'load' 'coefficient_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%coefficient_addr_20 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 38 'getelementptr' 'coefficient_addr_20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%coefficient_load_20 = load i6 %coefficient_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 39 'load' 'coefficient_load_20' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln19 = add i6 %j_7, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 40 'add' 'add_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln19 = store i6 %add_ln19, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 41 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%top_load_1 = load i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 42 'load' 'top_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 43 'load' 'internal_state_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%right = bitcast i32 %internal_state_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 44 'bitcast' 'right' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 45 'load' 'coefficient_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %coefficient_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 46 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [4/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln25, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 47 'fmul' 'mul_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (0.69ns)   --->   "%coefficient_load_20 = load i6 %coefficient_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 48 'load' 'coefficient_load_20' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %coefficient_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 49 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 50 [4/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln25_1, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 50 'fmul' 'mul12_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 51 [3/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln25, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 51 'fmul' 'mul_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [3/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln25_1, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 52 'fmul' 'mul12_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [4/4] (2.32ns)   --->   "%mul17_5 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 53 'fmul' 'mul17_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [4/4] (2.32ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln25_1, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 54 'fmul' 'mul20_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 55 [2/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln25, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 55 'fmul' 'mul_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln25_1, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 56 'fmul' 'mul12_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [3/4] (2.32ns)   --->   "%mul17_5 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 57 'fmul' 'mul17_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [3/4] (2.32ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln25_1, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 58 'fmul' 'mul20_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%top_load = load i32 %top"   --->   Operation 82 'load' 'top_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bottom_load = load i32 %bottom"   --->   Operation 83 'load' 'bottom_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %bottom_11_out, i32 %bottom_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %left_5_out, i32 %top_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%bottom_load_1 = load i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 59 'load' 'bottom_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %bottom_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 60 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_5 : Operation 62 [1/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln25, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 62 'fmul' 'mul_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln25_1, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 63 'fmul' 'mul12_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [4/4] (2.77ns)   --->   "%top_1 = fsub i32 %mul_5, i32 %mul12_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 64 'fsub' 'top_1' <Predicate = (!icmp_ln19)> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [2/4] (2.32ns)   --->   "%mul17_5 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 65 'fmul' 'mul17_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/4] (2.32ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln25_1, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 66 'fmul' 'mul20_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 67 [3/4] (2.77ns)   --->   "%top_1 = fsub i32 %mul_5, i32 %mul12_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 67 'fsub' 'top_1' <Predicate = (!icmp_ln19)> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/4] (2.32ns)   --->   "%mul17_5 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 68 'fmul' 'mul17_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/4] (2.32ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln25_1, i32 %top_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 69 'fmul' 'mul20_5' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [5/5] (2.97ns)   --->   "%bottom_1 = fadd i32 %mul17_5, i32 %mul20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 70 'fadd' 'bottom_1' <Predicate = (!icmp_ln19)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 71 [2/4] (2.77ns)   --->   "%top_1 = fsub i32 %mul_5, i32 %mul12_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 71 'fsub' 'top_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [4/5] (2.97ns)   --->   "%bottom_1 = fadd i32 %mul17_5, i32 %mul20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 72 'fadd' 'bottom_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.16>
ST_8 : Operation 73 [1/4] (2.77ns)   --->   "%top_1 = fsub i32 %mul_5, i32 %mul12_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 73 'fsub' 'top_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/5] (2.97ns)   --->   "%bottom_1 = fadd i32 %mul17_5, i32 %mul20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 74 'fadd' 'bottom_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln19 = store i32 %top_1, i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 75 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 76 [2/5] (2.97ns)   --->   "%bottom_1 = fadd i32 %mul17_5, i32 %mul20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 76 'fadd' 'bottom_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.36>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 77 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:12]   --->   Operation 78 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/5] (2.97ns)   --->   "%bottom_1 = fadd i32 %mul17_5, i32 %mul20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 79 'fadd' 'bottom_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln19 = store i32 %bottom_1, i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 80 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 81 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ internal_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coefficient]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bottom_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ left_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
top                  (alloca           ) [ 01111111100]
bottom               (alloca           ) [ 01111111111]
j                    (alloca           ) [ 01000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
top_15_read          (read             ) [ 00000000000]
bottom_9_reload_read (read             ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
j_7                  (load             ) [ 00000000000]
icmp_ln19            (icmp             ) [ 01111110000]
empty                (speclooptripcount) [ 00000000000]
br_ln19              (br               ) [ 00000000000]
zext_ln19            (zext             ) [ 00000000000]
internal_state_addr  (getelementptr    ) [ 00111100000]
trunc_ln25           (trunc            ) [ 00000000000]
shl_ln25_5           (bitconcatenate   ) [ 00000000000]
add_ln25             (add              ) [ 00000000000]
lshr_ln25_5          (partselect       ) [ 00000000000]
zext_ln25            (zext             ) [ 00000000000]
coefficient_addr     (getelementptr    ) [ 00100000000]
coefficient_addr_20  (getelementptr    ) [ 00100000000]
add_ln19             (add              ) [ 00000000000]
store_ln19           (store            ) [ 00000000000]
top_load_1           (load             ) [ 00011110000]
internal_state_load  (load             ) [ 00000000000]
right                (bitcast          ) [ 00011110000]
coefficient_load     (load             ) [ 00000000000]
bitcast_ln25         (bitcast          ) [ 00011110000]
coefficient_load_20  (load             ) [ 00000000000]
bitcast_ln25_1       (bitcast          ) [ 00011110000]
bottom_load_1        (load             ) [ 00000000000]
bitcast_ln24         (bitcast          ) [ 00000000000]
store_ln24           (store            ) [ 00000000000]
mul_5                (fmul             ) [ 01100011100]
mul12_5              (fmul             ) [ 01100011100]
mul17_5              (fmul             ) [ 01111001111]
mul20_5              (fmul             ) [ 01111001111]
top_1                (fsub             ) [ 00000000000]
store_ln19           (store            ) [ 00000000000]
specpipeline_ln21    (specpipeline     ) [ 00000000000]
specloopname_ln12    (specloopname     ) [ 00000000000]
bottom_1             (fadd             ) [ 00000000000]
store_ln19           (store            ) [ 00000000000]
br_ln19              (br               ) [ 00000000000]
top_load             (load             ) [ 00000000000]
bottom_load          (load             ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom_9_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_9_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="internal_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coefficient">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefficient"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bottom_11_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_11_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="left_5_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_5_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="top_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="top/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="bottom_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bottom/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="top_15_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="top_15_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bottom_9_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_9_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="internal_state_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="internal_state_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="internal_state_load/1 store_ln24/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="coefficient_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefficient_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefficient_load/1 coefficient_load_20/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="coefficient_addr_20_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefficient_addr_20/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="top_1/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="bottom_1/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/2 mul17_5/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul12_5/2 mul20_5/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_7_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln19_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln19_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln25_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln25_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln25_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lshr_ln25_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="4" slack="0"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln25_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln19_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="top_load_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_load_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="right_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln25_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln25_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bottom_load_1_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="4"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load_1/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bitcast_ln24_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln19_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="7"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln19_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="9"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="top_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="3"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_load/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bottom_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="3"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load/4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="top_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="top "/>
</bind>
</comp>

<comp id="279" class="1005" name="bottom_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bottom "/>
</bind>
</comp>

<comp id="287" class="1005" name="j_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln19_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="298" class="1005" name="internal_state_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="1"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="internal_state_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="coefficient_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="1"/>
<pin id="305" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coefficient_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="coefficient_addr_20_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coefficient_addr_20 "/>
</bind>
</comp>

<comp id="313" class="1005" name="top_load_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top_load_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="right_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="325" class="1005" name="bitcast_ln25_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="330" class="1005" name="bitcast_ln25_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="mul_5_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="340" class="1005" name="mul12_5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul12_5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="mul17_5_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul17_5 "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul20_5_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="144"><net_src comp="140" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="149"><net_src comp="145" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="145" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="74" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="68" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="185"><net_src comp="167" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="219"><net_src comp="167" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="233"><net_src comp="101" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="238"><net_src comp="114" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="243"><net_src comp="114" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="257"><net_src comp="132" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="136" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="274"><net_src comp="56" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="60" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="290"><net_src comp="64" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="297"><net_src comp="170" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="94" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="306"><net_src comp="107" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="311"><net_src comp="124" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="316"><net_src comp="226" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="322"><net_src comp="230" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="328"><net_src comp="235" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="333"><net_src comp="240" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="338"><net_src comp="140" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="343"><net_src comp="145" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="348"><net_src comp="140" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="353"><net_src comp="145" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: internal_state | {5 }
	Port: coefficient | {}
	Port: bottom_11_out | {4 }
	Port: left_5_out | {4 }
 - Input state : 
	Port: latnrm_Pipeline_VITIS_LOOP_19_29 : bottom_9_reload | {1 }
	Port: latnrm_Pipeline_VITIS_LOOP_19_29 : top_15 | {1 }
	Port: latnrm_Pipeline_VITIS_LOOP_19_29 : internal_state | {1 2 }
	Port: latnrm_Pipeline_VITIS_LOOP_19_29 : coefficient | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln19 : 2
		br_ln19 : 3
		zext_ln19 : 2
		internal_state_addr : 3
		internal_state_load : 4
		trunc_ln25 : 2
		shl_ln25_5 : 3
		add_ln25 : 4
		lshr_ln25_5 : 5
		zext_ln25 : 6
		coefficient_addr : 7
		coefficient_load : 8
		coefficient_addr_20 : 3
		coefficient_load_20 : 4
		add_ln19 : 2
		store_ln19 : 3
	State 2
		right : 1
		bitcast_ln25 : 1
		mul_5 : 2
		bitcast_ln25_1 : 1
		mul12_5 : 2
	State 3
	State 4
		write_ln0 : 1
		write_ln0 : 1
	State 5
		bitcast_ln24 : 1
		store_ln24 : 2
		top_1 : 1
	State 6
		bottom_1 : 1
	State 7
	State 8
		store_ln19 : 1
	State 9
	State 10
		store_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_132           |    0    |   168   |   338   |
|          |            grp_fu_136           |    2    |   205   |   220   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_140           |    3    |   143   |    78   |
|          |            grp_fu_145           |    3    |   143   |    78   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln25_fu_194         |    0    |    0    |    14   |
|          |         add_ln19_fu_215         |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln19_fu_170        |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|   read   |      top_15_read_read_fu_68     |    0    |    0    |    0    |
|          | bottom_9_reload_read_read_fu_74 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_80      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_87      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln19_fu_176        |    0    |    0    |    0    |
|          |         zext_ln25_fu_210        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln25_fu_182        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln25_5_fu_186        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|        lshr_ln25_5_fu_200       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    8    |   659   |   751   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   bitcast_ln25_1_reg_330  |   32   |
|    bitcast_ln25_reg_325   |   32   |
|       bottom_reg_279      |   32   |
|coefficient_addr_20_reg_308|    6   |
|  coefficient_addr_reg_303 |    6   |
|     icmp_ln19_reg_294     |    1   |
|internal_state_addr_reg_298|    6   |
|         j_reg_287         |    6   |
|      mul12_5_reg_340      |   32   |
|      mul17_5_reg_345      |   32   |
|      mul20_5_reg_350      |   32   |
|       mul_5_reg_335       |   32   |
|       right_reg_319       |   32   |
|     top_load_1_reg_313    |   32   |
|        top_reg_271        |   32   |
+---------------------------+--------+
|           Total           |   345  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_132    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_132    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_136    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_136    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_140    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_140    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   600  || 4.32271 ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   659  |   751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   109  |
|  Register |    -   |    -   |   345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |  1004  |   860  |
+-----------+--------+--------+--------+--------+
