<stg><name>receive</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1">
<![CDATA[
entry:5  %getState_load = load i1* @getState, align 1

]]></Node>
<StgValue><ssdm name="getState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12">
<![CDATA[
entry:6  %getValueLength_V_loa = load i12* @getValueLength_V, align 2

]]></Node>
<StgValue><ssdm name="getValueLength_V_loa"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
entry:7  %getCounter_load = load i8* @getCounter, align 1

]]></Node>
<StgValue><ssdm name="getCounter_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8  br i1 %getState_load, label %._crit_edge5.i, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="getState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i12P(i12* @disp2rec_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="getState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:0  %tmp_132 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_V_16 = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* @disp2rec_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:1  %tmp_V_19 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
:2  store i512 %tmp_V_19, i512* @memInputWord_V, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="512">
<![CDATA[
:3  %tmp_V_18 = trunc i512 %tmp_V_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_99_i = add i12 -8, %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  store i12 %tmp_99_i, i12* @getValueLength_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_100_i = add i8 1, %getCounter_load

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 %tmp_100_i, i8* @getCounter, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  store i1 true, i1* @getState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8">
<![CDATA[
._crit_edge5.i:0  %tmp_113 = trunc i8 %getCounter_load to i4

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
._crit_edge5.i:1  %Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %getCounter_load, i6 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge5.i:2  %Hi_assign = or i14 %Lo_assign, 63

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512">
<![CDATA[
._crit_edge5.i:3  %p_Val2_s = load i512* @memInputWord_V, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge5.i:4  %tmp_114 = icmp ugt i14 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
._crit_edge5.i:5  %tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_113, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="14">
<![CDATA[
._crit_edge5.i:6  %tmp_116 = trunc i14 %Hi_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:7  %tmp_117 = call i512 @llvm.part.select.i512(i512 %p_Val2_s, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5.i:8  %tmp_118 = sub i10 %tmp_115, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5.i:9  %tmp_119 = sub i10 511, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5.i:10  %tmp_120 = sub i10 %tmp_116, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge5.i:11  %tmp_121 = select i1 %tmp_114, i10 %tmp_118, i10 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge5.i:12  %tmp_122 = select i1 %tmp_114, i512 %tmp_117, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge5.i:13  %tmp_123 = select i1 %tmp_114, i10 %tmp_119, i10 %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5.i:14  %tmp_124 = sub i10 511, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="10">
<![CDATA[
._crit_edge5.i:15  %tmp_125 = zext i10 %tmp_123 to i512

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
._crit_edge5.i:17  %tmp_127 = lshr i512 %tmp_122, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:22  %tmp_131 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %getValueLength_V_loa, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge5.i:23  %icmp = icmp ne i9 %tmp_131, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge5.i:24  %tmp_95_i = add i12 %getValueLength_V_loa, -8

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge5.i:25  %storemerge_i = select i1 %icmp, i12 %tmp_95_i, i12 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge5.i:26  store i12 %storemerge_i, i12* @getValueLength_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge5.i:27  %tmp_96_i = icmp eq i12 %storemerge_i, 0

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.i:28  br i1 %tmp_96_i, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_97_i = icmp eq i8 %getCounter_load, 7

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_97_i, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
<literal name="tmp_97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_98_i = add i8 %getCounter_load, 1

]]></Node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
<literal name="tmp_97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
<literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0  %tmp_V_15 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
<literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
:1  store i512 %tmp_V_15, i512* @memInputWord_V, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="0"/>
<literal name="tmp_97_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @getState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
:0  %storemerge11_i = phi i8 [ 0, %3 ], [ %tmp_98_i, %6 ], [ 0, %5 ]

]]></Node>
<StgValue><ssdm name="storemerge11_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %storemerge11_i, i8* @getCounter, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopGet_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1154, i32 0, i32 0, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, [1 x i8]* @p_str1157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1133, i32 0, i32 0, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_132, label %2, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V_18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="getState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="getState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %receive.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="10">
<![CDATA[
._crit_edge5.i:16  %tmp_126 = zext i10 %tmp_124 to i512

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
._crit_edge5.i:18  %tmp_128 = lshr i512 -1, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
._crit_edge5.i:19  %p_Result_s = and i512 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="512">
<![CDATA[
._crit_edge5.i:20  %tmp_V = trunc i512 %p_Result_s to i64

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5.i:21  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="getState_load" val="1"/>
<literal name="tmp_96_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopGet_V_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="getState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %receive.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
receive.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
