{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761188864907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761188864907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:07:44 2025 " "Processing started: Thu Oct 23 11:07:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761188864907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188864907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188864907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761188865324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761188865324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divb.v 1 1 " "Found 1 design units, including 1 entities, in source file divb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divb " "Found entity 1: divb" {  } { { "divb.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputre.v 1 1 " "Found 1 design units, including 1 entities, in source file outputre.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputre " "Found entity 1: outputre" {  } { { "outputre.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/outputre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mend.v 1 1 " "Found 1 design units, including 1 entities, in source file mend.v" { { "Info" "ISGN_ENTITY_NAME" "1 mend " "Found entity 1: mend" {  } { { "mend.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/mend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divo.v 1 1 " "Found 1 design units, including 1 entities, in source file divo.v" { { "Info" "ISGN_ENTITY_NAME" "1 divo " "Found entity 1: divo" {  } { { "divo.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Found entity 1: AG" {  } { { "AG.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/AG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mclkand.v 1 1 " "Found 1 design units, including 1 entities, in source file mclkand.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclkand " "Found entity 1: mclkand" {  } { { "mclkand.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/mclkand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_lab3 " "Found entity 1: MEM_lab3" {  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem2_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM2_lab3 " "Found entity 1: MEM2_lab3" {  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761188872557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MEM_lab3 inst7 " "Block or symbol \"MEM_lab3\" of instance \"inst7\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -24 496 672 88 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761188872561 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst10 " "Block or symbol \"GND\" of instance \"inst10\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 48 448 480 80 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761188872561 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst12 " "Block or symbol \"GND\" of instance \"inst12\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 64 696 728 96 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761188872561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divo divo:inst5 " "Elaborating entity \"divo\" for hierarchy \"divo:inst5\"" {  } { { "lab3.bdf" "inst5" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 152 984 1144 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divo.v(24) " "Verilog HDL assignment warning at divo.v(24): truncated value with size 32 to match size of target (1)" {  } { { "divo.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divo.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761188872568 "|lab3|divo:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputre outputre:inst4 " "Elaborating entity \"outputre\" for hierarchy \"outputre:inst4\"" {  } { { "lab3.bdf" "inst4" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 176 648 816 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:inst3 " "Elaborating entity \"comp\" for hierarchy \"comp:inst3\"" {  } { { "lab3.bdf" "inst3" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 344 552 720 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comp.v(9) " "Verilog HDL assignment warning at comp.v(9): truncated value with size 32 to match size of target (1)" {  } { { "comp.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/comp.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761188872570 "|lab3|comp:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst6 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst6\"" {  } { { "lab3.bdf" "inst6" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 264 432 592 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_lab3 MEM_lab3:inst7 " "Elaborating entity \"MEM_lab3\" for hierarchy \"MEM_lab3:inst7\"" {  } { { "lab3.bdf" "inst7" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -24 496 672 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_lab3:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_lab3:inst7\|altsyncram:altsyncram_component\"" {  } { { "MEM_lab3.v" "altsyncram_component" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_lab3:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_lab3:inst7\|altsyncram:altsyncram_component\"" {  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_lab3:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_lab3:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./\[????3-?\] ???/song_A.mif " "Parameter \"init_file\" = \"./\[????3-?\] ???/song_A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872616 ""}  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761188872616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bp1 " "Found entity 1: altsyncram_8bp1" {  } { { "db/altsyncram_8bp1.tdf" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/db/altsyncram_8bp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bp1 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated " "Elaborating entity \"altsyncram_8bp1\" for hierarchy \"MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AG AG:inst " "Elaborating entity \"AG\" for hierarchy \"AG:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 104 216 400 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AG.v(13) " "Verilog HDL assignment warning at AG.v(13): truncated value with size 32 to match size of target (7)" {  } { { "AG.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/AG.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761188872661 "|lab3|AG:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mclkand mclkand:inst15 " "Elaborating entity \"mclkand\" for hierarchy \"mclkand:inst15\"" {  } { { "lab3.bdf" "inst15" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 280 200 336 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mend mend:inst11 " "Elaborating entity \"mend\" for hierarchy \"mend:inst11\"" {  } { { "lab3.bdf" "inst11" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -168 656 736 -32 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "lab3.bdf" "inst2" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 368 328 488 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(12) " "Verilog HDL assignment warning at counter.v(12): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761188872664 "|lab3|counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divb divb:inst1 " "Elaborating entity \"divb\" for hierarchy \"divb:inst1\"" {  } { { "lab3.bdf" "inst1" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 384 96 240 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divb.v(22) " "Verilog HDL assignment warning at divb.v(22): truncated value with size 32 to match size of target (1)" {  } { { "divb.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divb.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761188872665 "|lab3|divb:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2_lab3 MEM2_lab3:inst8 " "Elaborating entity \"MEM2_lab3\" for hierarchy \"MEM2_lab3:inst8\"" {  } { { "lab3.bdf" "inst8" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 16 736 952 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\"" {  } { { "MEM2_lab3.v" "altsyncram_component" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\"" {  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./\[????3-?\] ???/sound1.mif " "Parameter \"init_file\" = \"./\[????3-?\] ???/sound1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761188872680 ""}  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761188872680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9p1 " "Found entity 1: altsyncram_t9p1" {  } { { "db/altsyncram_t9p1.tdf" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/db/altsyncram_t9p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761188872724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188872724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9p1 MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_t9p1:auto_generated " "Elaborating entity \"altsyncram_t9p1\" for hierarchy \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_t9p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188872724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761188873396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761188873812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761188873812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761188873864 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761188873864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761188873864 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761188873864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761188873864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761188873888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:07:53 2025 " "Processing ended: Thu Oct 23 11:07:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761188873888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761188873888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761188873888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761188873888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761188875057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761188875057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:07:54 2025 " "Processing started: Thu Oct 23 11:07:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761188875057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761188875057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761188875058 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761188875160 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1761188875160 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1761188875160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761188875291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761188875291 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761188875300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761188875348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761188875348 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_t9p1:auto_generated\|ram_block1a8 " "Atom \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_t9p1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1761188875431 "|lab3|MEM2_lab3:inst8|altsyncram:altsyncram_component|altsyncram_t9p1:auto_generated|ram_block1a8"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1761188875431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761188875746 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761188875770 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761188875878 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1761188875883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761188886204 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 106 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 106 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761188886255 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1761188886255 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188886255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761188886261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761188886261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761188886262 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761188886262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761188886262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761188886262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761188887085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761188887086 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_address_reg0  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_address_reg0  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761188887088 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1761188887088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761188887090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1761188887090 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761188887091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761188887117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761188887118 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761188887118 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188887173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761188893562 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761188893688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188895728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761188897634 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761188899180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188899180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761188900427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761188905042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761188905042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761188908574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761188908574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188908578 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761188909780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761188909819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761188910150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761188910150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761188910482 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761188912441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761188912732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6608 " "Peak virtual memory: 6608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761188913182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:08:33 2025 " "Processing ended: Thu Oct 23 11:08:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761188913182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761188913182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761188913182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761188913182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761188914279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761188914279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:08:34 2025 " "Processing started: Thu Oct 23 11:08:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761188914279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761188914279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761188914279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761188915091 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761188920130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761188922805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:08:42 2025 " "Processing ended: Thu Oct 23 11:08:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761188922805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761188922805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761188922805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761188922805 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761188923423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761188923973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761188923974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:08:43 2025 " "Processing started: Thu Oct 23 11:08:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761188923974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761188923974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761188923974 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761188924081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761188924683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761188924683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188924725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188924725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761188925248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761188925250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " "create_clock -period 1.000 -name MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761188925250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divb:inst1\|clkout divb:inst1\|clkout " "create_clock -period 1.000 -name divb:inst1\|clkout divb:inst1\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761188925250 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761188925250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761188925252 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761188925252 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761188925252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761188925254 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761188925255 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761188925262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761188925289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761188925289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.480 " "Worst-case setup slack is -6.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.480            -432.492 Clk  " "   -6.480            -432.492 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398             -51.403 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -3.398             -51.403 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287             -12.379 divb:inst1\|clkout  " "   -1.287             -12.379 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.406 " "Worst-case hold slack is -3.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.406             -43.357 Clk  " "   -3.406             -43.357 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967              -5.656 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.967              -5.656 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 divb:inst1\|clkout  " "    0.787               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.797 " "Worst-case recovery slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797             -27.941 divb:inst1\|clkout  " "   -2.797             -27.941 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477            -102.466 Clk  " "   -2.477            -102.466 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.179 " "Worst-case removal slack is -2.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -88.763 Clk  " "   -2.179             -88.763 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.126               0.000 divb:inst1\|clkout  " "    2.126               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -246.025 Clk  " "   -2.174            -246.025 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701            -104.676 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.701            -104.676 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.827 divb:inst1\|clkout  " "   -0.394              -6.827 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188925328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188925328 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761188925338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761188925368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761188926475 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761188926528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761188926528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761188926530 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761188926538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761188926538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.462 " "Worst-case setup slack is -6.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.462            -425.322 Clk  " "   -6.462            -425.322 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371             -51.481 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -3.371             -51.481 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -12.727 divb:inst1\|clkout  " "   -1.312             -12.727 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188926545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.541 " "Worst-case hold slack is -3.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.541             -47.467 Clk  " "   -3.541             -47.467 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -5.411 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.948              -5.411 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 divb:inst1\|clkout  " "    0.733               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188926554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.920 " "Worst-case recovery slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920             -29.174 divb:inst1\|clkout  " "   -2.920             -29.174 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -98.731 Clk  " "   -2.366             -98.731 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188926558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.306 " "Worst-case removal slack is -2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306             -95.239 Clk  " "   -2.306             -95.239 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.275               0.000 divb:inst1\|clkout  " "    2.275               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188926566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -249.581 Clk  " "   -2.174            -249.581 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835            -107.190 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.835            -107.190 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.885 divb:inst1\|clkout  " "   -0.394              -6.885 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188926570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188926570 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761188926580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761188926740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761188927669 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761188927721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761188927721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761188927723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761188927727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761188927727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.564 " "Worst-case setup slack is -3.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564            -230.026 Clk  " "   -3.564            -230.026 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585             -25.366 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.585             -25.366 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -4.235 divb:inst1\|clkout  " "   -0.461              -4.235 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.987 " "Worst-case hold slack is -1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987             -25.099 Clk  " "   -1.987             -25.099 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -1.851 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.375              -1.851 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 divb:inst1\|clkout  " "    0.396               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.240 " "Worst-case recovery slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -49.242 Clk  " "   -1.240             -49.242 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -12.119 divb:inst1\|clkout  " "   -1.213             -12.119 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.306 " "Worst-case removal slack is -1.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306             -52.227 Clk  " "   -1.306             -52.227 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 divb:inst1\|clkout  " "    0.965               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -205.946 Clk  " "   -2.174            -205.946 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -36.180 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.815             -36.180 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.483 divb:inst1\|clkout  " "   -0.049              -0.483 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927761 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761188927771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761188927930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761188927930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761188927932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761188927934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761188927934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.262 " "Worst-case setup slack is -3.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.262            -203.626 Clk  " "   -3.262            -203.626 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447             -23.330 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.447             -23.330 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -3.688 divb:inst1\|clkout  " "   -0.398              -3.688 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.996 " "Worst-case hold slack is -1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996             -26.955 Clk  " "   -1.996             -26.955 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -1.917 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.378              -1.917 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 divb:inst1\|clkout  " "    0.363               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.220 " "Worst-case recovery slack is -1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220             -12.189 divb:inst1\|clkout  " "   -1.220             -12.189 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025             -40.764 Clk  " "   -1.025             -40.764 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.365 " "Worst-case removal slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365             -55.268 Clk  " "   -1.365             -55.268 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 divb:inst1\|clkout  " "    0.990               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -205.889 Clk  " "   -2.174            -205.889 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -33.878 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.751             -33.878 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_8bp1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.105 divb:inst1\|clkout  " "   -0.011              -0.105 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761188927965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761188927965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761188929155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761188929155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5182 " "Peak virtual memory: 5182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761188929209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:08:49 2025 " "Processing ended: Thu Oct 23 11:08:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761188929209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761188929209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761188929209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761188929209 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761188929891 ""}
