Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -p xc3s500e-4pq208 -implement balanced_jtag.opt -config
bitgen_jtag.opt jtagcosim_top  
.... Copying flowfile c:/xilinx/14.7/ise_ds/ise/xilinx/data/fpga.flw into
working directory
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcMO
TORVelocityPID\netlist\xflow 

Using Flow File:
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcMO
TORVelocityPID\netlist\xflow/fpga.flw 
Using Option File(s): 
 C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcM
OTORVelocityPID\netlist\xflow/balanced_jtag.opt 
 C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcM
OTORVelocityPID\netlist\xflow/bitgen_jtag.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500e-4pq208 -nt timestamp -intstyle xflow
"C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcM
OTORVelocityPID\netlist\xflow/jtagcosim_top.ngc" jtagcosim_top.ngd 
#----------------------------------------------#

Command Line: c:\xilinx\14.7\ise_ds\ise\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s500e-4pq208 -nt timestamp -intstyle xflow
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\dcMO
TORVelocityPID\netlist\xflow/jtagcosim_top.ngc jtagcosim_top.ngd

Reading NGO file
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/jtagcosim_top.ngc" ...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/jtagcosim_iface_spartan3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/motorspeed_cw.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/xlpersistentdff.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/cntr_11_0_cee71699703bac4e.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/addsb_11_0_40c59820e74e5c61.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/addsb_11_0_69d6875ac191df7d.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/mult_11_2_782d0d00b37904bd.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/addsb_11_0_ed61fefe391dafb3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/addsb_11_0_09a98e96b9130e03.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/cntr_11_0_d7c176806556610b.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcM
OTORVelocityPID/netlist/xflow/cntr_11_0_5baa608aaa6fc4cf.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "jtagcosim_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sysgen_hwcosim_iface/sysgen_dut/default_clock_driver_motorspeed_x0/xlclockdr
   iver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fd
   re_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/b_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/b_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/b_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/c_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/c_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/c_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/d_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/d_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/motorspeed_x0/black_box/d_kanalis_d3' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Writing NGD file "jtagcosim_top.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "jtagcosim_top.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o jtagcosim_top_map.ncd -intstyle xflow -timing -pr b -ol high
jtagcosim_top.ngd jtagcosim_top.pcf 
#----------------------------------------------#
Using target part "3s500epq208-4".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Rst connected to top level port Rst has been
   removed.
WARNING:MapLib:701 - Signal Pmod1(7) connected to top level port Pmod1(7) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(6) connected to top level port Pmod1(6) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(5) connected to top level port Pmod1(5) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(4) connected to top level port Pmod1(4) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(3) connected to top level port Pmod1(3) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(2) connected to top level port Pmod1(2) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(1) connected to top level port Pmod1(1) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(0) connected to top level port Pmod1(0) has
   been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:45deedd6) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:45deedd6) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:76cff50e) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c2a4805f) REAL time: 4 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c2a4805f) REAL time: 4 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:c2a4805f) REAL time: 4 secs 

Phase 7.8  Global Placement
....................................................................
....
....................................................................................................................................
.......................
................
...............................................................................
Phase 7.8  Global Placement (Checksum:f63cede0) REAL time: 8 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f63cede0) REAL time: 8 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:221547e) REAL time: 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:221547e) REAL time: 13 secs 

Total REAL time to Placer completion: 13 secs 
Total CPU  time to Placer completion: 13 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Number of Slice Flip Flops:           697 out of   9,312    7%
  Number of 4 input LUTs:               787 out of   9,312    8%
Logic Distribution:
  Number of occupied Slices:            757 out of   4,656   16%
    Number of Slices containing only related logic:     757 out of     757 100%
    Number of Slices containing unrelated logic:          0 out of     757   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         925 out of   9,312    9%
    Number used as logic:               785
    Number used as a route-thru:        138
    Number used as Shift registers:       2

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                  9 out of     158    5%
  Number of RAMB16s:                      2 out of      20   10%
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                1 out of      20    5%

Average Fanout of Non-Clock Nets:                2.73

Peak Memory Usage:  390 MB
Total REAL time to MAP completion:  14 secs 
Total CPU time to MAP completion:   14 secs 

Mapping completed.
See MAP report file "jtagcosim_top_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std -intstyle xflow jtagcosim_top_map.ncd jtagcosim_top.ncd
jtagcosim_top.pcf 
#----------------------------------------------#



Constraints file: jtagcosim_top.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment c:\xilinx\14.7\ise_ds\ise\.
   "jtagcosim_top" is an NCD, version 3.2, device xc3s500e, package pq208, speed -4
INFO:Par:469 - Although the Overall Effort Level (-ol) for this implementation has been set to Standard, Placer will run
   at effort level High. To override this, please set the Placer Effort Level (-pl) to Standard.

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                           9 out of 158     5%

   Number of External Input IOBs                  1

      Number of External Input IBUFs              1
        Number of LOCed External Input IBUFs      1 out of 1     100%


   Number of External Output IOBs                 8

      Number of External Output IOBs              8
        Number of LOCed External Output IOBs      8 out of 8     100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        4 out of 24     16%
   Number of MULT18X18SIOs                   1 out of 20      5%
   Number of RAMB16s                         2 out of 20     10%
   Number of Slices                        757 out of 4656   16%
      Number of SLICEMs                      2 out of 2328    1%



Overall effort level (-ol):   Standard 
Router effort level (-rl):    Standard 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

Starting Router


Phase  1  : 4349 unrouted;      REAL time: 6 secs 

Phase  2  : 3761 unrouted;      REAL time: 6 secs 

Phase  3  : 848 unrouted;      REAL time: 7 secs 

Phase  4  : 959 unrouted; (Setup:363466, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Setup:439508, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Updating file: jtagcosim_top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:439508, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  7  : 0 unrouted; (Setup:439508, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  8  : 0 unrouted; (Setup:439432, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|         /pci_clk_x0 |  BUFGMUX_X2Y1| No   |  302 |  0.075     |  0.197      |
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|             /clk_x1 |  BUFGMUX_X1Y0| No   |  109 |  0.076     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|    jtag_iface/drck1 | BUFGMUX_X1Y10| No   |  109 |  0.068     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 439432 (Setup: 439432, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Increase the PAR Effort Level setting to "high"

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_hwcosim_sys_clk = PERIOD TIMEGRP "hwco | SETUP       |    -8.473ns|    28.473ns|      68|      439432
  sim_sys_clk" 50 MHz HIGH 50%              | HOLD        |     0.111ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP       |     9.351ns|     5.649ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_be479027 = PERIOD TIMEGRP "clk_be4 | MINPERIOD   |    17.986ns|     2.014ns|       0|           0
  79027" 20 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "jtag_iface/drck1" PERIOD = 30 ns HIG | SETUP       |    22.197ns|     7.803ns|       0|           0
  H 50%                                     | HOLD        |     1.005ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  338 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 68 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 2

Writing design to file jtagcosim_top.ncd



PAR done!



#----------------------------------------------#
# Starting program bitgen
# bitgen -w -intstyle xflow -g StartUpClk:JtagClk jtagcosim_top.ncd 
#----------------------------------------------#

INFO:WebTalk:4 -
C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcMO
TORVelocityPID/netlist/xflow/usage_statistics_webtalk.html WebTalk report has
been successfully sent to Xilinx.  For additional details about this file,
please refer to the WebTalk log file at
C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/dcMO
TORVelocityPID/netlist/xflow/webtalk.log

WebTalk is complete.


