{"sha": "8dae21e71a25c5df58349d58fc747fabd13bbbf7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGRhZTIxZTcxYTI1YzVkZjU4MzQ5ZDU4ZmM3NDdmYWJkMTNiYmJmNw==", "commit": {"author": {"name": "Kazu Hirata", "email": "kazu@cs.umass.edu", "date": "2003-11-27T14:47:06Z"}, "committer": {"name": "Kazu Hirata", "email": "kazu@gcc.gnu.org", "date": "2003-11-27T14:47:06Z"}, "message": "* config/h8300/h8300.md: Give names to anonymous insns.\n\nFrom-SVN: r73994", "tree": {"sha": "a06be9d9a7e1a21c4789ebf4bbf3aaf8fd5e5261", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a06be9d9a7e1a21c4789ebf4bbf3aaf8fd5e5261"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8dae21e71a25c5df58349d58fc747fabd13bbbf7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8dae21e71a25c5df58349d58fc747fabd13bbbf7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8dae21e71a25c5df58349d58fc747fabd13bbbf7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8dae21e71a25c5df58349d58fc747fabd13bbbf7/comments", "author": null, "committer": null, "parents": [{"sha": "da7959a8524d6a69be213dc5a115e534750dfe53", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/da7959a8524d6a69be213dc5a115e534750dfe53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/da7959a8524d6a69be213dc5a115e534750dfe53"}], "stats": {"total": 44, "additions": 24, "deletions": 20}, "files": [{"sha": "12d6ff73251e533e71fe8eed1ded8587f1c78fcc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8dae21e71a25c5df58349d58fc747fabd13bbbf7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8dae21e71a25c5df58349d58fc747fabd13bbbf7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8dae21e71a25c5df58349d58fc747fabd13bbbf7", "patch": "@@ -1,3 +1,7 @@\n+2003-11-27  Kazu Hirata  <kazu@cs.umass.edu>\n+\n+\t* config/h8300/h8300.md: Give names to anonymous insns.\n+\n 2003-11-27  Kazu Hirata  <kazu@cs.umass.edu>\n \n \t* config/h8300/h8300.md (extendqisi2): Remove constraints."}, {"sha": "ad90c92abdb688976acbb68473552e3c6e6cbe70", "filename": "gcc/config/h8300/h8300.md", "status": "modified", "additions": 20, "deletions": 20, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8dae21e71a25c5df58349d58fc747fabd13bbbf7/gcc%2Fconfig%2Fh8300%2Fh8300.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8dae21e71a25c5df58349d58fc747fabd13bbbf7/gcc%2Fconfig%2Fh8300%2Fh8300.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.md?ref=8dae21e71a25c5df58349d58fc747fabd13bbbf7", "patch": "@@ -730,7 +730,7 @@\n   [(set_attr \"length\" \"2\")\n    (set_attr \"cc\" \"set_znv\")])\n \n-(define_insn \"\"\n+(define_insn \"*tsthi_upper\"\n   [(set (cc0)\n \t(and:HI (match_operand:HI 0 \"register_operand\" \"r\")\n \t\t(const_int -256)))]\n@@ -746,7 +746,7 @@\n   [(set_attr \"length\" \"2\")\n    (set_attr \"cc\" \"set_znv\")])\n \n-(define_insn \"\"\n+(define_insn \"*tstsi_upper\"\n   [(set (cc0)\n \t(and:SI (match_operand:SI 0 \"register_operand\" \"r\")\n \t\t(const_int -65536)))]\n@@ -970,7 +970,7 @@\n   \"\"\n   \"\")\n \n-(define_insn \"\"\n+(define_insn \"*subhi3_h8300\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r,&r\")\n \t(minus:HI (match_operand:HI 1 \"general_operand\" \"0,0\")\n \t\t  (match_operand:HI 2 \"nonmemory_operand\" \"r,n\")))]\n@@ -981,7 +981,7 @@\n   [(set_attr \"length\" \"2,4\")\n    (set_attr \"cc\" \"set_zn,clobber\")])\n \n-(define_insn \"\"\n+(define_insn \"*subhi3_h8300hs\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r,&r\")\n \t(minus:HI (match_operand:HI 1 \"general_operand\" \"0,0\")\n \t\t  (match_operand:HI 2 \"nonmemory_operand\" \"r,n\")))]\n@@ -1189,7 +1189,7 @@\n ;; AND INSTRUCTIONS\n ;; ----------------------------------------------------------------------\n \n-(define_insn \"\"\n+(define_insn \"*andqi3_1\"\n   [(set (match_operand:QI 0 \"bit_operand\" \"=r,U\")\n \t(and:QI (match_operand:QI 1 \"bit_operand\" \"%0,0\")\n \t\t(match_operand:QI 2 \"nonmemory_operand\" \"rn,n\")))]\n@@ -1289,7 +1289,7 @@\n ;; OR INSTRUCTIONS\n ;; ----------------------------------------------------------------------\n \n-(define_insn \"\"\n+(define_insn \"*iorqi3_1\"\n   [(set (match_operand:QI 0 \"bit_operand\" \"=r,U\")\n \t(ior:QI (match_operand:QI 1 \"bit_operand\" \"%0,0\")\n \t\t(match_operand:QI 2 \"nonmemory_operand\" \"rn,n\")))]\n@@ -1330,7 +1330,7 @@\n ;; XOR INSTRUCTIONS\n ;; ----------------------------------------------------------------------\n \n-(define_insn \"\"\n+(define_insn \"*xorqi3_1\"\n   [(set (match_operand:QI 0 \"bit_operand\" \"=r,U\")\n \t(xor:QI (match_operand:QI 1 \"bit_operand\" \"%0,0\")\n \t\t(match_operand:QI 2 \"nonmemory_operand\" \"rn,n\")))]\n@@ -1371,7 +1371,7 @@\n ;; {AND,IOR,XOR}{HI3,SI3} PATTERNS\n ;; ----------------------------------------------------------------------\n \n-(define_insn \"\"\n+(define_insn \"*logicalhi3\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n \t(match_operator:HI 3 \"bit_operator\"\n \t  [(match_operand:HI 1 \"register_operand\" \"%0\")\n@@ -1383,7 +1383,7 @@\n    (set (attr \"cc\")\n \t(symbol_ref \"compute_logical_op_cc (HImode, operands)\"))])\n \n-(define_insn \"\"\n+(define_insn \"*logicalsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(match_operator:SI 3 \"bit_operator\"\n \t  [(match_operand:SI 1 \"register_operand\" \"%0\")\n@@ -1533,15 +1533,15 @@\n   \"\"\n   \"\")\n \n-(define_insn \"\"\n+(define_insn \"*one_cmplhi2_h8300\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n \t(not:HI (match_operand:HI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300\"\n   \"not\t%s0\\;not\t%t0\"\n   [(set_attr \"cc\" \"clobber\")\n    (set_attr \"length\" \"4\")])\n \n-(define_insn \"\"\n+(define_insn \"*one_cmplhi2_h8300hs\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n \t(not:HI (match_operand:HI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300H || TARGET_H8300S\"\n@@ -1555,15 +1555,15 @@\n   \"\"\n   \"\")\n \n-(define_insn \"\"\n+(define_insn \"*one_complsi2_h8300\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(not:SI (match_operand:SI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300\"\n   \"not\t%w0\\;not\t%x0\\;not\t%y0\\;not\t%z0\"\n   [(set_attr \"cc\" \"clobber\")\n    (set_attr \"length\" \"8\")])\n \n-(define_insn \"\"\n+(define_insn \"*one_complsi2_h8300hs\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(not:SI (match_operand:SI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300H || TARGET_H8300S\"\n@@ -2403,7 +2403,7 @@\n   [(set_attr \"length\" \"2,4,6\")\n    (set_attr \"cc\" \"clobber,clobber,clobber\")])\n \n-(define_insn \"\"\n+(define_insn \"*zero_extendhisi2_h8300hs\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(zero_extend:SI (match_operand:HI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300H || TARGET_H8300S\"\n@@ -2417,7 +2417,7 @@\n   \"\"\n   \"\")\n \n-(define_insn \"\"\n+(define_insn \"*extendqihi2_h8300\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r,r\")\n \t(sign_extend:HI (match_operand:QI 1 \"general_operand_src\" \"0,g>\")))]\n   \"TARGET_H8300\"\n@@ -2427,7 +2427,7 @@\n   [(set_attr \"length\" \"4,8\")\n    (set_attr \"cc\" \"clobber,clobber\")])\n \n-(define_insn \"\"\n+(define_insn \"*extendqihi2_h8300hs\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n \t(sign_extend:HI (match_operand:QI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300H || TARGET_H8300S\"\n@@ -2483,7 +2483,7 @@\n   [(set_attr \"length\" \"6,10\")\n    (set_attr \"cc\" \"clobber,clobber\")])\n \n-(define_insn \"\"\n+(define_insn \"*extendhisi2_h8300hs\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(sign_extend:SI (match_operand:HI 1 \"register_operand\" \"0\")))]\n   \"TARGET_H8300H || TARGET_H8300S\"\n@@ -2533,7 +2533,7 @@\n   \"\"\n   \"expand_a_shift (QImode, LSHIFTRT, operands); DONE;\")\n \n-(define_insn \"\"\n+(define_insn \"*shiftqi\"\n   [(set (match_operand:QI 0 \"register_operand\" \"=r,r\")\n \t(match_operator:QI 3 \"nshift_operator\"\n \t\t\t[ (match_operand:QI 1 \"register_operand\" \"0,0\")\n@@ -2569,7 +2569,7 @@\n   \"\"\n   \"expand_a_shift (HImode, ASHIFTRT, operands); DONE;\")\n \n-(define_insn \"\"\n+(define_insn \"*shifthi\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r,r\")\n \t(match_operator:HI 3 \"nshift_operator\"\n \t\t\t[ (match_operand:HI 1 \"register_operand\" \"0,0\")\n@@ -2605,7 +2605,7 @@\n   \"\"\n   \"expand_a_shift (SImode, ASHIFTRT, operands); DONE;\")\n \n-(define_insn \"\"\n+(define_insn \"*shiftsi\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")\n \t(match_operator:SI 3 \"nshift_operator\"\n \t\t\t[ (match_operand:SI 1 \"register_operand\" \"0,0\")"}]}