

================================================================
== Vivado HLS Report for 'astroSim'
================================================================
* Date:           Tue Nov  7 11:50:44 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        astroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  992941|  992941|  992942|  992942|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+------------+-----+-----+-----+-----+---------+
        |                        |            |  Latency  |  Interval | Pipeline|
        |        Instance        |   Module   | min | max | min | max |   Type  |
        +------------------------+------------+-----+-----+-----+-----+---------+
        |grp_janus_step_fu_1548  |janus_step  |  157|  157|  157|  157|   none  |
        |grp_to_int_fu_1768      |to_int      |   55|   55|   55|   55|   none  |
        +------------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_X                    |  992872|  992872|      1581|          -|          -|   628|    no    |
        |- memcpy.result.m.p.x.addr  |       6|       6|         2|          1|          1|     6|    yes   |
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    3257|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       40|    657|   255314|  258613|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|    3172|    -|
|Register         |        -|      -|    15678|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       40|    657|   270992|  265042|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|     33|       25|      50|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |          Instance          |          Module          | BRAM_18K| DSP48E|   FF   |   LUT  |
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |astroSim_AXILiteS_s_axi_U   |astroSim_AXILiteS_s_axi   |        0|      0|      36|      40|
    |astroSim_result_ax_m_axi_U  |astroSim_result_ax_m_axi  |        4|      0|     566|     766|
    |astroSim_result_ay_m_axi_U  |astroSim_result_ay_m_axi  |        4|      0|     566|     766|
    |astroSim_result_az_m_axi_U  |astroSim_result_az_m_axi  |        4|      0|     566|     766|
    |astroSim_result_m_m_axi_U   |astroSim_result_m_m_axi   |        4|      0|     566|     766|
    |astroSim_result_vx_m_axi_U  |astroSim_result_vx_m_axi  |        4|      0|     566|     766|
    |astroSim_result_vy_m_axi_U  |astroSim_result_vy_m_axi  |        4|      0|     566|     766|
    |astroSim_result_vz_m_axi_U  |astroSim_result_vz_m_axi  |        4|      0|     566|     766|
    |astroSim_result_x_m_axi_U   |astroSim_result_x_m_axi   |        4|      0|     566|     766|
    |astroSim_result_y_m_axi_U   |astroSim_result_y_m_axi   |        4|      0|     566|     766|
    |astroSim_result_z_m_axi_U   |astroSim_result_z_m_axi   |        4|      0|     566|     766|
    |grp_janus_step_fu_1548      |janus_step                |        0|    657|  186227|  167748|
    |grp_to_int_fu_1768          |to_int                    |        0|      0|   63391|   83165|
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |Total                       |                          |       40|    657|  255314|  258613|
    +----------------------------+--------------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_3158_p2            |     +    |      0|  0|  11|           3|           1|
    |t_1_9_fu_3146_p2                  |     +    |      0|  0|  20|          13|           4|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_22111                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_3152_p2              |   icmp   |      0|  0|   1|           3|           3|
    |exitcond_4_fu_3140_p2             |   icmp   |      0|  0|   7|          13|          12|
    |sel_tmp2_fu_3178_p2               |   icmp   |      0|  0|   1|           3|           2|
    |sel_tmp4_fu_3192_p2               |   icmp   |      0|  0|   1|           3|           2|
    |sel_tmp6_fu_3206_p2               |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp8_fu_3220_p2               |   icmp   |      0|  0|   1|           3|           1|
    |sel_tmp_fu_3164_p2                |   icmp   |      0|  0|   1|           3|           1|
    |ap_block_state15_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    or    |      0|  0|   2|           1|           1|
    |tmp_29_fu_3552_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_30_fu_3574_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_ax_gep21_phi_fu_3461_p3         |  select  |      0|  0|  64|           1|          64|
    |p_ay_gep24_phi_fu_3495_p3         |  select  |      0|  0|  64|           1|          64|
    |p_az_gep27_phi_fu_3529_p3         |  select  |      0|  0|  64|           1|          64|
    |p_m_gep30_phi_fu_3580_p3          |  select  |      0|  0|  64|           1|          64|
    |p_vx_gep12_phi_fu_3346_p3         |  select  |      0|  0|  64|           1|          64|
    |p_vy_gep15_phi_fu_3386_p3         |  select  |      0|  0|  64|           1|          64|
    |p_vz_gep18_phi_fu_3426_p3         |  select  |      0|  0|  64|           1|          64|
    |p_x_gep3_phi_fu_3226_p3           |  select  |      0|  0|  64|           1|          64|
    |p_y_gep6_phi_fu_3266_p3           |  select  |      0|  0|  64|           1|          64|
    |p_z_gep9_phi_fu_3306_p3           |  select  |      0|  0|  64|           1|          64|
    |sel_tmp1_fu_3170_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp3_fu_3184_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp5_fu_3198_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp7_fu_3212_p3               |  select  |      0|  0|  64|           1|          64|
    |tmp_100_fu_3440_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_101_fu_3447_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_102_fu_3454_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_103_fu_3468_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_104_fu_3474_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_105_fu_3481_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_106_fu_3488_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_107_fu_3502_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_108_fu_3508_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_109_fu_3515_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_110_fu_3522_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_111_fu_3536_p3                |  select  |      0|  0|  62|           1|          62|
    |tmp_112_fu_3544_p3                |  select  |      0|  0|  62|           1|          62|
    |tmp_113_fu_3558_p3                |  select  |      0|  0|  64|           1|          64|
    |tmp_114_fu_3566_p3                |  select  |      0|  0|  62|           1|          62|
    |tmp_80_fu_3242_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_81_fu_3250_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_82_fu_3258_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_83_fu_3274_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_84_fu_3282_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_85_fu_3290_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_86_fu_3298_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_87_fu_3314_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_88_fu_3322_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_89_fu_3330_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_90_fu_3338_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_91_fu_3354_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_92_fu_3362_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_93_fu_3370_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_94_fu_3378_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_95_fu_3394_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_96_fu_3402_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_97_fu_3410_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_98_fu_3418_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_99_fu_3434_p3                 |  select  |      0|  0|  64|           1|          64|
    |tmp_s_fu_3234_p3                  |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|3257|         106|        3235|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_sig_ioackin_result_ax_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_ax_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_ay_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_ay_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_az_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_az_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_m_AWREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_m_WREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vx_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vx_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vy_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vy_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vz_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_result_vz_WREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_x_AWREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_x_WREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_result_y_AWREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_y_WREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_result_z_AWREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_result_z_WREADY          |   9|          2|    1|          2|
    |grp_janus_step_fu_1548_p_0_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_0_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_0_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_0_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_0_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_0_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_1_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_2_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_3_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_4_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_5_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_6_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_7_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_vx_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_vy_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_vz_read      |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_x_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_y_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_8_z_read       |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_0_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_1_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_2_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_3_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_4_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_5_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_6_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_7_z_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_vx_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_vy_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_vz_read  |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_x_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_y_read   |  15|          3|   64|        192|
    |grp_janus_step_fu_1548_p_int_8_z_read   |  15|          3|   64|        192|
    |indvar_reg_1537                         |   9|          2|    3|          6|
    |p_int_vx_1_reg_1236                     |   9|          2|   64|        128|
    |p_int_vx_2_reg_1226                     |   9|          2|   64|        128|
    |p_int_vx_3_reg_1216                     |   9|          2|   64|        128|
    |p_int_vx_4_reg_1206                     |   9|          2|   64|        128|
    |p_int_vx_5_reg_1196                     |   9|          2|   64|        128|
    |p_int_vx_6_reg_1186                     |   9|          2|   64|        128|
    |p_int_vx_7_reg_1176                     |   9|          2|   64|        128|
    |p_int_vx_8_reg_1166                     |   9|          2|   64|        128|
    |p_int_vx_reg_1246                       |   9|          2|   64|        128|
    |p_int_vy_1_reg_1146                     |   9|          2|   64|        128|
    |p_int_vy_2_reg_1136                     |   9|          2|   64|        128|
    |p_int_vy_3_reg_1126                     |   9|          2|   64|        128|
    |p_int_vy_4_reg_1116                     |   9|          2|   64|        128|
    |p_int_vy_5_reg_1106                     |   9|          2|   64|        128|
    |p_int_vy_6_reg_1096                     |   9|          2|   64|        128|
    |p_int_vy_7_reg_1086                     |   9|          2|   64|        128|
    |p_int_vy_8_reg_1076                     |   9|          2|   64|        128|
    |p_int_vy_reg_1156                       |   9|          2|   64|        128|
    |p_int_vz_1_reg_1056                     |   9|          2|   64|        128|
    |p_int_vz_2_reg_1046                     |   9|          2|   64|        128|
    |p_int_vz_3_reg_1036                     |   9|          2|   64|        128|
    |p_int_vz_4_reg_1026                     |   9|          2|   64|        128|
    |p_int_vz_5_reg_1016                     |   9|          2|   64|        128|
    |p_int_vz_6_reg_1006                     |   9|          2|   64|        128|
    |p_int_vz_7_reg_996                      |   9|          2|   64|        128|
    |p_int_vz_8_reg_986                      |   9|          2|   64|        128|
    |p_int_vz_reg_1066                       |   9|          2|   64|        128|
    |p_int_x_1_reg_1506                      |   9|          2|   64|        128|
    |p_int_x_2_reg_1496                      |   9|          2|   64|        128|
    |p_int_x_3_reg_1486                      |   9|          2|   64|        128|
    |p_int_x_4_reg_1476                      |   9|          2|   64|        128|
    |p_int_x_5_reg_1466                      |   9|          2|   64|        128|
    |p_int_x_6_reg_1456                      |   9|          2|   64|        128|
    |p_int_x_7_reg_1446                      |   9|          2|   64|        128|
    |p_int_x_8_reg_1436                      |   9|          2|   64|        128|
    |p_int_x_reg_1516                        |   9|          2|   64|        128|
    |p_int_y_1_reg_1416                      |   9|          2|   64|        128|
    |p_int_y_2_reg_1406                      |   9|          2|   64|        128|
    |p_int_y_3_reg_1396                      |   9|          2|   64|        128|
    |p_int_y_4_reg_1386                      |   9|          2|   64|        128|
    |p_int_y_5_reg_1376                      |   9|          2|   64|        128|
    |p_int_y_6_reg_1366                      |   9|          2|   64|        128|
    |p_int_y_7_reg_1356                      |   9|          2|   64|        128|
    |p_int_y_8_reg_1346                      |   9|          2|   64|        128|
    |p_int_y_reg_1426                        |   9|          2|   64|        128|
    |p_int_z_1_reg_1326                      |   9|          2|   64|        128|
    |p_int_z_2_reg_1316                      |   9|          2|   64|        128|
    |p_int_z_3_reg_1306                      |   9|          2|   64|        128|
    |p_int_z_4_reg_1296                      |   9|          2|   64|        128|
    |p_int_z_5_reg_1286                      |   9|          2|   64|        128|
    |p_int_z_6_reg_1276                      |   9|          2|   64|        128|
    |p_int_z_7_reg_1266                      |   9|          2|   64|        128|
    |p_int_z_8_reg_1256                      |   9|          2|   64|        128|
    |p_int_z_reg_1336                        |   9|          2|   64|        128|
    |p_vx_1_reg_638                          |   9|          2|   64|        128|
    |p_vx_2_reg_626                          |   9|          2|   64|        128|
    |p_vx_3_reg_614                          |   9|          2|   64|        128|
    |p_vx_4_reg_602                          |   9|          2|   64|        128|
    |p_vx_5_reg_590                          |   9|          2|   64|        128|
    |p_vx_6_reg_578                          |   9|          2|   64|        128|
    |p_vx_7_reg_566                          |   9|          2|   64|        128|
    |p_vx_8_reg_554                          |   9|          2|   64|        128|
    |p_vx_reg_650                            |   9|          2|   64|        128|
    |p_vy_1_reg_530                          |   9|          2|   64|        128|
    |p_vy_2_reg_518                          |   9|          2|   64|        128|
    |p_vy_3_reg_506                          |   9|          2|   64|        128|
    |p_vy_4_reg_494                          |   9|          2|   64|        128|
    |p_vy_5_reg_482                          |   9|          2|   64|        128|
    |p_vy_6_reg_470                          |   9|          2|   64|        128|
    |p_vy_7_reg_458                          |   9|          2|   64|        128|
    |p_vy_8_reg_446                          |   9|          2|   64|        128|
    |p_vy_reg_542                            |   9|          2|   64|        128|
    |p_vz_1_reg_422                          |   9|          2|   64|        128|
    |p_vz_2_reg_410                          |   9|          2|   64|        128|
    |p_vz_3_reg_398                          |   9|          2|   64|        128|
    |p_vz_4_reg_386                          |   9|          2|   64|        128|
    |p_vz_5_reg_374                          |   9|          2|   64|        128|
    |p_vz_6_reg_362                          |   9|          2|   64|        128|
    |p_vz_7_reg_350                          |   9|          2|   64|        128|
    |p_vz_8_reg_338                          |   9|          2|   64|        128|
    |p_vz_reg_434                            |   9|          2|   64|        128|
    |p_x_1_reg_962                           |   9|          2|   64|        128|
    |p_x_2_reg_950                           |   9|          2|   64|        128|
    |p_x_3_reg_938                           |   9|          2|   64|        128|
    |p_x_4_reg_926                           |   9|          2|   64|        128|
    |p_x_5_reg_914                           |   9|          2|   64|        128|
    |p_x_6_reg_902                           |   9|          2|   64|        128|
    |p_x_7_reg_890                           |   9|          2|   64|        128|
    |p_x_8_reg_878                           |   9|          2|   64|        128|
    |p_x_reg_974                             |   9|          2|   64|        128|
    |p_y_1_reg_854                           |   9|          2|   64|        128|
    |p_y_2_reg_842                           |   9|          2|   64|        128|
    |p_y_3_reg_830                           |   9|          2|   64|        128|
    |p_y_4_reg_818                           |   9|          2|   64|        128|
    |p_y_5_reg_806                           |   9|          2|   64|        128|
    |p_y_6_reg_794                           |   9|          2|   64|        128|
    |p_y_7_reg_782                           |   9|          2|   64|        128|
    |p_y_8_reg_770                           |   9|          2|   64|        128|
    |p_y_reg_866                             |   9|          2|   64|        128|
    |p_z_1_reg_746                           |   9|          2|   64|        128|
    |p_z_2_reg_734                           |   9|          2|   64|        128|
    |p_z_3_reg_722                           |   9|          2|   64|        128|
    |p_z_4_reg_710                           |   9|          2|   64|        128|
    |p_z_5_reg_698                           |   9|          2|   64|        128|
    |p_z_6_reg_686                           |   9|          2|   64|        128|
    |p_z_7_reg_674                           |   9|          2|   64|        128|
    |p_z_8_reg_662                           |   9|          2|   64|        128|
    |p_z_reg_758                             |   9|          2|   64|        128|
    |result_ax_blk_n_AW                      |   9|          2|    1|          2|
    |result_ax_blk_n_B                       |   9|          2|    1|          2|
    |result_ax_blk_n_W                       |   9|          2|    1|          2|
    |result_ay_blk_n_AW                      |   9|          2|    1|          2|
    |result_ay_blk_n_B                       |   9|          2|    1|          2|
    |result_ay_blk_n_W                       |   9|          2|    1|          2|
    |result_az_blk_n_AW                      |   9|          2|    1|          2|
    |result_az_blk_n_B                       |   9|          2|    1|          2|
    |result_az_blk_n_W                       |   9|          2|    1|          2|
    |result_m_blk_n_AW                       |   9|          2|    1|          2|
    |result_m_blk_n_B                        |   9|          2|    1|          2|
    |result_m_blk_n_W                        |   9|          2|    1|          2|
    |result_vx_blk_n_AW                      |   9|          2|    1|          2|
    |result_vx_blk_n_B                       |   9|          2|    1|          2|
    |result_vx_blk_n_W                       |   9|          2|    1|          2|
    |result_vy_blk_n_AW                      |   9|          2|    1|          2|
    |result_vy_blk_n_B                       |   9|          2|    1|          2|
    |result_vy_blk_n_W                       |   9|          2|    1|          2|
    |result_vz_blk_n_AW                      |   9|          2|    1|          2|
    |result_vz_blk_n_B                       |   9|          2|    1|          2|
    |result_vz_blk_n_W                       |   9|          2|    1|          2|
    |result_x_blk_n_AW                       |   9|          2|    1|          2|
    |result_x_blk_n_B                        |   9|          2|    1|          2|
    |result_x_blk_n_W                        |   9|          2|    1|          2|
    |result_y_blk_n_AW                       |   9|          2|    1|          2|
    |result_y_blk_n_B                        |   9|          2|    1|          2|
    |result_y_blk_n_W                        |   9|          2|    1|          2|
    |result_z_blk_n_AW                       |   9|          2|    1|          2|
    |result_z_blk_n_B                        |   9|          2|    1|          2|
    |result_z_blk_n_W                        |   9|          2|    1|          2|
    |t_reg_1526                              |   9|          2|   13|         26|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |3172|        667|13892|      34715|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |   19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_reg_grp_janus_step_fu_1548_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_to_int_fu_1768_ap_start      |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ax_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ax_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ay_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ay_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_az_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_az_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_m_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_m_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vx_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vx_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vy_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vy_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vz_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vz_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_x_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_x_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_result_y_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_y_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_result_z_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_z_WREADY          |    1|   0|    1|          0|
    |exitcond1_reg_4497                      |    1|   0|    1|          0|
    |indvar_reg_1537                         |    3|   0|    3|          0|
    |p_0_ax_reg_3858                         |   64|   0|   64|          0|
    |p_0_ay_reg_3888                         |   64|   0|   64|          0|
    |p_0_az_reg_3918                         |   64|   0|   64|          0|
    |p_1_ax_reg_3863                         |   64|   0|   64|          0|
    |p_1_ay_reg_3893                         |   64|   0|   64|          0|
    |p_1_az_reg_3923                         |   64|   0|   64|          0|
    |p_2_ax_reg_3868                         |   64|   0|   64|          0|
    |p_2_ay_reg_3898                         |   64|   0|   64|          0|
    |p_2_az_reg_3928                         |   64|   0|   64|          0|
    |p_3_ax_reg_3873                         |   64|   0|   64|          0|
    |p_3_ay_reg_3903                         |   64|   0|   64|          0|
    |p_3_az_reg_3933                         |   64|   0|   64|          0|
    |p_4_ax_reg_3878                         |   64|   0|   64|          0|
    |p_4_ay_reg_3908                         |   64|   0|   64|          0|
    |p_4_az_reg_3938                         |   64|   0|   64|          0|
    |p_5_ax_reg_3883                         |   64|   0|   64|          0|
    |p_5_ay_reg_3913                         |   64|   0|   64|          0|
    |p_5_az_reg_3943                         |   64|   0|   64|          0|
    |p_ax_gep21_phi_reg_4536                 |   64|   0|   64|          0|
    |p_ay_gep24_phi_reg_4541                 |   64|   0|   64|          0|
    |p_az_gep27_phi_reg_4546                 |   64|   0|   64|          0|
    |p_int_vx_1_reg_1236                     |   64|   0|   64|          0|
    |p_int_vx_2_reg_1226                     |   64|   0|   64|          0|
    |p_int_vx_3_reg_1216                     |   64|   0|   64|          0|
    |p_int_vx_4_reg_1206                     |   64|   0|   64|          0|
    |p_int_vx_5_reg_1196                     |   64|   0|   64|          0|
    |p_int_vx_6_reg_1186                     |   64|   0|   64|          0|
    |p_int_vx_7_reg_1176                     |   64|   0|   64|          0|
    |p_int_vx_8_reg_1166                     |   64|   0|   64|          0|
    |p_int_vx_reg_1246                       |   64|   0|   64|          0|
    |p_int_vy_1_reg_1146                     |   64|   0|   64|          0|
    |p_int_vy_2_reg_1136                     |   64|   0|   64|          0|
    |p_int_vy_3_reg_1126                     |   64|   0|   64|          0|
    |p_int_vy_4_reg_1116                     |   64|   0|   64|          0|
    |p_int_vy_5_reg_1106                     |   64|   0|   64|          0|
    |p_int_vy_6_reg_1096                     |   64|   0|   64|          0|
    |p_int_vy_7_reg_1086                     |   64|   0|   64|          0|
    |p_int_vy_8_reg_1076                     |   64|   0|   64|          0|
    |p_int_vy_reg_1156                       |   64|   0|   64|          0|
    |p_int_vz_1_reg_1056                     |   64|   0|   64|          0|
    |p_int_vz_2_reg_1046                     |   64|   0|   64|          0|
    |p_int_vz_3_reg_1036                     |   64|   0|   64|          0|
    |p_int_vz_4_reg_1026                     |   64|   0|   64|          0|
    |p_int_vz_5_reg_1016                     |   64|   0|   64|          0|
    |p_int_vz_6_reg_1006                     |   64|   0|   64|          0|
    |p_int_vz_7_reg_996                      |   64|   0|   64|          0|
    |p_int_vz_8_reg_986                      |   64|   0|   64|          0|
    |p_int_vz_reg_1066                       |   64|   0|   64|          0|
    |p_int_x_1_reg_1506                      |   64|   0|   64|          0|
    |p_int_x_2_reg_1496                      |   64|   0|   64|          0|
    |p_int_x_3_reg_1486                      |   64|   0|   64|          0|
    |p_int_x_4_reg_1476                      |   64|   0|   64|          0|
    |p_int_x_5_reg_1466                      |   64|   0|   64|          0|
    |p_int_x_6_reg_1456                      |   64|   0|   64|          0|
    |p_int_x_7_reg_1446                      |   64|   0|   64|          0|
    |p_int_x_8_reg_1436                      |   64|   0|   64|          0|
    |p_int_x_reg_1516                        |   64|   0|   64|          0|
    |p_int_y_1_reg_1416                      |   64|   0|   64|          0|
    |p_int_y_2_reg_1406                      |   64|   0|   64|          0|
    |p_int_y_3_reg_1396                      |   64|   0|   64|          0|
    |p_int_y_4_reg_1386                      |   64|   0|   64|          0|
    |p_int_y_5_reg_1376                      |   64|   0|   64|          0|
    |p_int_y_6_reg_1366                      |   64|   0|   64|          0|
    |p_int_y_7_reg_1356                      |   64|   0|   64|          0|
    |p_int_y_8_reg_1346                      |   64|   0|   64|          0|
    |p_int_y_reg_1426                        |   64|   0|   64|          0|
    |p_int_z_1_reg_1326                      |   64|   0|   64|          0|
    |p_int_z_2_reg_1316                      |   64|   0|   64|          0|
    |p_int_z_3_reg_1306                      |   64|   0|   64|          0|
    |p_int_z_4_reg_1296                      |   64|   0|   64|          0|
    |p_int_z_5_reg_1286                      |   64|   0|   64|          0|
    |p_int_z_6_reg_1276                      |   64|   0|   64|          0|
    |p_int_z_7_reg_1266                      |   64|   0|   64|          0|
    |p_int_z_8_reg_1256                      |   64|   0|   64|          0|
    |p_int_z_reg_1336                        |   64|   0|   64|          0|
    |p_m_gep30_phi_reg_4551                  |   53|   0|   64|         11|
    |p_vx_1_reg_638                          |   64|   0|   64|          0|
    |p_vx_2_reg_626                          |   64|   0|   64|          0|
    |p_vx_3_reg_614                          |   64|   0|   64|          0|
    |p_vx_4_reg_602                          |   64|   0|   64|          0|
    |p_vx_5_reg_590                          |   64|   0|   64|          0|
    |p_vx_6_reg_578                          |   64|   0|   64|          0|
    |p_vx_7_reg_566                          |   64|   0|   64|          0|
    |p_vx_8_reg_554                          |   64|   0|   64|          0|
    |p_vx_gep12_phi_reg_4521                 |   64|   0|   64|          0|
    |p_vx_reg_650                            |   64|   0|   64|          0|
    |p_vy_1_reg_530                          |   64|   0|   64|          0|
    |p_vy_2_reg_518                          |   64|   0|   64|          0|
    |p_vy_3_reg_506                          |   64|   0|   64|          0|
    |p_vy_4_reg_494                          |   64|   0|   64|          0|
    |p_vy_5_reg_482                          |   64|   0|   64|          0|
    |p_vy_6_reg_470                          |   64|   0|   64|          0|
    |p_vy_7_reg_458                          |   64|   0|   64|          0|
    |p_vy_8_reg_446                          |   64|   0|   64|          0|
    |p_vy_gep15_phi_reg_4526                 |   64|   0|   64|          0|
    |p_vy_reg_542                            |   64|   0|   64|          0|
    |p_vz_1_reg_422                          |   64|   0|   64|          0|
    |p_vz_2_reg_410                          |   64|   0|   64|          0|
    |p_vz_3_reg_398                          |   64|   0|   64|          0|
    |p_vz_4_reg_386                          |   64|   0|   64|          0|
    |p_vz_5_reg_374                          |   64|   0|   64|          0|
    |p_vz_6_reg_362                          |   64|   0|   64|          0|
    |p_vz_7_reg_350                          |   64|   0|   64|          0|
    |p_vz_8_reg_338                          |   64|   0|   64|          0|
    |p_vz_gep18_phi_reg_4531                 |   64|   0|   64|          0|
    |p_vz_reg_434                            |   64|   0|   64|          0|
    |p_x_1_reg_962                           |   64|   0|   64|          0|
    |p_x_2_reg_950                           |   64|   0|   64|          0|
    |p_x_3_reg_938                           |   64|   0|   64|          0|
    |p_x_4_reg_926                           |   64|   0|   64|          0|
    |p_x_5_reg_914                           |   64|   0|   64|          0|
    |p_x_6_reg_902                           |   64|   0|   64|          0|
    |p_x_7_reg_890                           |   64|   0|   64|          0|
    |p_x_8_reg_878                           |   64|   0|   64|          0|
    |p_x_gep3_phi_reg_4506                   |   64|   0|   64|          0|
    |p_x_reg_974                             |   64|   0|   64|          0|
    |p_y_1_reg_854                           |   64|   0|   64|          0|
    |p_y_2_reg_842                           |   64|   0|   64|          0|
    |p_y_3_reg_830                           |   64|   0|   64|          0|
    |p_y_4_reg_818                           |   64|   0|   64|          0|
    |p_y_5_reg_806                           |   64|   0|   64|          0|
    |p_y_6_reg_794                           |   64|   0|   64|          0|
    |p_y_7_reg_782                           |   64|   0|   64|          0|
    |p_y_8_reg_770                           |   64|   0|   64|          0|
    |p_y_gep6_phi_reg_4511                   |   64|   0|   64|          0|
    |p_y_reg_866                             |   64|   0|   64|          0|
    |p_z_1_reg_746                           |   64|   0|   64|          0|
    |p_z_2_reg_734                           |   64|   0|   64|          0|
    |p_z_3_reg_722                           |   64|   0|   64|          0|
    |p_z_4_reg_710                           |   64|   0|   64|          0|
    |p_z_5_reg_698                           |   64|   0|   64|          0|
    |p_z_6_reg_686                           |   64|   0|   64|          0|
    |p_z_7_reg_674                           |   64|   0|   64|          0|
    |p_z_8_reg_662                           |   64|   0|   64|          0|
    |p_z_gep9_phi_reg_4516                   |   64|   0|   64|          0|
    |p_z_reg_758                             |   64|   0|   64|          0|
    |reg_2312                                |   64|   0|   64|          0|
    |reg_2317                                |   64|   0|   64|          0|
    |reg_2322                                |   64|   0|   64|          0|
    |reg_2327                                |   64|   0|   64|          0|
    |reg_2332                                |   64|   0|   64|          0|
    |reg_2337                                |   64|   0|   64|          0|
    |reg_2342                                |   64|   0|   64|          0|
    |reg_2347                                |   64|   0|   64|          0|
    |reg_2352                                |   64|   0|   64|          0|
    |reg_2357                                |   64|   0|   64|          0|
    |reg_2362                                |   64|   0|   64|          0|
    |reg_2367                                |   64|   0|   64|          0|
    |reg_2372                                |   64|   0|   64|          0|
    |reg_2377                                |   64|   0|   64|          0|
    |reg_2382                                |   64|   0|   64|          0|
    |reg_2387                                |   64|   0|   64|          0|
    |reg_2392                                |   64|   0|   64|          0|
    |reg_2397                                |   64|   0|   64|          0|
    |reg_2402                                |   64|   0|   64|          0|
    |reg_2407                                |   64|   0|   64|          0|
    |reg_2412                                |   64|   0|   64|          0|
    |reg_2417                                |   64|   0|   64|          0|
    |reg_2422                                |   64|   0|   64|          0|
    |reg_2427                                |   64|   0|   64|          0|
    |reg_2432                                |   64|   0|   64|          0|
    |reg_2437                                |   64|   0|   64|          0|
    |reg_2442                                |   64|   0|   64|          0|
    |reg_2447                                |   64|   0|   64|          0|
    |reg_2452                                |   64|   0|   64|          0|
    |reg_2457                                |   64|   0|   64|          0|
    |reg_2462                                |   64|   0|   64|          0|
    |reg_2467                                |   64|   0|   64|          0|
    |reg_2472                                |   64|   0|   64|          0|
    |reg_2477                                |   64|   0|   64|          0|
    |reg_2482                                |   64|   0|   64|          0|
    |reg_2487                                |   64|   0|   64|          0|
    |reg_2492                                |   64|   0|   64|          0|
    |reg_2497                                |   64|   0|   64|          0|
    |reg_2502                                |   64|   0|   64|          0|
    |reg_2507                                |   64|   0|   64|          0|
    |reg_2512                                |   64|   0|   64|          0|
    |reg_2517                                |   64|   0|   64|          0|
    |reg_2522                                |   64|   0|   64|          0|
    |reg_2527                                |   64|   0|   64|          0|
    |reg_2532                                |   64|   0|   64|          0|
    |reg_2537                                |   64|   0|   64|          0|
    |reg_2542                                |   64|   0|   64|          0|
    |reg_2547                                |   64|   0|   64|          0|
    |reg_2552                                |   64|   0|   64|          0|
    |reg_2557                                |   64|   0|   64|          0|
    |reg_2562                                |   64|   0|   64|          0|
    |reg_2567                                |   64|   0|   64|          0|
    |reg_2572                                |   64|   0|   64|          0|
    |reg_2577                                |   64|   0|   64|          0|
    |reg_2582                                |   64|   0|   64|          0|
    |reg_2587                                |   64|   0|   64|          0|
    |reg_2592                                |   64|   0|   64|          0|
    |reg_2597                                |   64|   0|   64|          0|
    |reg_2602                                |   64|   0|   64|          0|
    |reg_2607                                |   64|   0|   64|          0|
    |reg_2612                                |   64|   0|   64|          0|
    |reg_2617                                |   64|   0|   64|          0|
    |reg_2622                                |   64|   0|   64|          0|
    |reg_2627                                |   64|   0|   64|          0|
    |reg_2632                                |   64|   0|   64|          0|
    |reg_2637                                |   64|   0|   64|          0|
    |reg_2642                                |   64|   0|   64|          0|
    |reg_2647                                |   64|   0|   64|          0|
    |reg_2652                                |   64|   0|   64|          0|
    |reg_2657                                |   64|   0|   64|          0|
    |reg_2662                                |   64|   0|   64|          0|
    |reg_2667                                |   64|   0|   64|          0|
    |reg_2672                                |   64|   0|   64|          0|
    |reg_2677                                |   64|   0|   64|          0|
    |reg_2682                                |   64|   0|   64|          0|
    |reg_2687                                |   64|   0|   64|          0|
    |reg_2692                                |   64|   0|   64|          0|
    |reg_2697                                |   64|   0|   64|          0|
    |reg_2702                                |   64|   0|   64|          0|
    |reg_2707                                |   64|   0|   64|          0|
    |reg_2712                                |   64|   0|   64|          0|
    |reg_2717                                |   64|   0|   64|          0|
    |reg_2722                                |   64|   0|   64|          0|
    |reg_2727                                |   64|   0|   64|          0|
    |reg_2732                                |   64|   0|   64|          0|
    |reg_2737                                |   64|   0|   64|          0|
    |reg_2742                                |   64|   0|   64|          0|
    |reg_2747                                |   64|   0|   64|          0|
    |reg_2752                                |   64|   0|   64|          0|
    |reg_2757                                |   64|   0|   64|          0|
    |reg_2762                                |   64|   0|   64|          0|
    |reg_2767                                |   64|   0|   64|          0|
    |reg_2772                                |   64|   0|   64|          0|
    |reg_2777                                |   64|   0|   64|          0|
    |reg_2782                                |   64|   0|   64|          0|
    |reg_2787                                |   64|   0|   64|          0|
    |reg_2792                                |   64|   0|   64|          0|
    |reg_2797                                |   64|   0|   64|          0|
    |reg_2802                                |   64|   0|   64|          0|
    |reg_2807                                |   64|   0|   64|          0|
    |reg_2812                                |   64|   0|   64|          0|
    |reg_2817                                |   64|   0|   64|          0|
    |reg_2822                                |   64|   0|   64|          0|
    |reg_2827                                |   64|   0|   64|          0|
    |reg_2832                                |   64|   0|   64|          0|
    |reg_2837                                |   64|   0|   64|          0|
    |reg_2842                                |   64|   0|   64|          0|
    |reg_2847                                |   64|   0|   64|          0|
    |t_1_9_reg_3952                          |   13|   0|   13|          0|
    |t_reg_1526                              |   13|   0|   13|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |15678|   0|15689|         11|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID    |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY    | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR     |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA      |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB      |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID    |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY    | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR     |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA      | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP      | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP      | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                    |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|interrupt                 | out |    1| ap_ctrl_hs |   astroSim   | return value |
|m_axi_result_x_AWVALID    | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWREADY    |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWADDR     | out |   32|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWID       | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWLEN      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWSIZE     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWBURST    | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWLOCK     | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWCACHE    | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWPROT     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWQOS      | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWREGION   | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWUSER     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WVALID     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WREADY     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WDATA      | out |   64|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WSTRB      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WLAST      | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WID        | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WUSER      | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARVALID    | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARREADY    |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARADDR     | out |   32|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARID       | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARLEN      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARSIZE     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARBURST    | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARLOCK     | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARCACHE    | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARPROT     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARQOS      | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARREGION   | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARUSER     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RVALID     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RREADY     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RDATA      |  in |   64|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RLAST      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RID        |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RUSER      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RRESP      |  in |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BVALID     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BREADY     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BRESP      |  in |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BID        |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BUSER      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_y_AWVALID    | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWREADY    |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWADDR     | out |   32|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWID       | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWLEN      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWSIZE     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWBURST    | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWLOCK     | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWCACHE    | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWPROT     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWQOS      | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWREGION   | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWUSER     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WVALID     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WREADY     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WDATA      | out |   64|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WSTRB      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WLAST      | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WID        | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WUSER      | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARVALID    | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARREADY    |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARADDR     | out |   32|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARID       | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARLEN      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARSIZE     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARBURST    | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARLOCK     | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARCACHE    | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARPROT     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARQOS      | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARREGION   | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARUSER     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RVALID     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RREADY     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RDATA      |  in |   64|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RLAST      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RID        |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RUSER      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RRESP      |  in |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BVALID     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BREADY     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BRESP      |  in |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BID        |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BUSER      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_z_AWVALID    | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWREADY    |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWADDR     | out |   32|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWID       | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWLEN      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWSIZE     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWBURST    | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWLOCK     | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWCACHE    | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWPROT     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWQOS      | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWREGION   | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWUSER     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WVALID     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WREADY     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WDATA      | out |   64|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WSTRB      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WLAST      | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WID        | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WUSER      | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARVALID    | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARREADY    |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARADDR     | out |   32|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARID       | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARLEN      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARSIZE     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARBURST    | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARLOCK     | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARCACHE    | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARPROT     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARQOS      | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARREGION   | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARUSER     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RVALID     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RREADY     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RDATA      |  in |   64|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RLAST      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RID        |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RUSER      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RRESP      |  in |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BVALID     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BREADY     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BRESP      |  in |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BID        |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BUSER      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_vx_AWVALID   | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWREADY   |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWADDR    | out |   32|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWID      | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWLEN     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWSIZE    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWBURST   | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWLOCK    | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWCACHE   | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWPROT    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWQOS     | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWREGION  | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWUSER    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WVALID    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WREADY    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WDATA     | out |   64|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WSTRB     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WLAST     | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WID       | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WUSER     | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARVALID   | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARREADY   |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARADDR    | out |   32|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARID      | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARLEN     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARSIZE    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARBURST   | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARLOCK    | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARCACHE   | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARPROT    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARQOS     | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARREGION  | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARUSER    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RVALID    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RREADY    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RDATA     |  in |   64|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RLAST     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RID       |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RUSER     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RRESP     |  in |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BVALID    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BREADY    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BRESP     |  in |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BID       |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BUSER     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vy_AWVALID   | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWREADY   |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWADDR    | out |   32|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWID      | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWLEN     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWSIZE    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWBURST   | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWLOCK    | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWCACHE   | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWPROT    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWQOS     | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWREGION  | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWUSER    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WVALID    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WREADY    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WDATA     | out |   64|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WSTRB     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WLAST     | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WID       | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WUSER     | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARVALID   | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARREADY   |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARADDR    | out |   32|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARID      | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARLEN     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARSIZE    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARBURST   | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARLOCK    | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARCACHE   | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARPROT    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARQOS     | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARREGION  | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARUSER    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RVALID    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RREADY    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RDATA     |  in |   64|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RLAST     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RID       |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RUSER     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RRESP     |  in |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BVALID    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BREADY    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BRESP     |  in |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BID       |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BUSER     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vz_AWVALID   | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWREADY   |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWADDR    | out |   32|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWID      | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWLEN     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWSIZE    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWBURST   | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWLOCK    | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWCACHE   | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWPROT    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWQOS     | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWREGION  | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWUSER    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WVALID    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WREADY    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WDATA     | out |   64|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WSTRB     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WLAST     | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WID       | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WUSER     | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARVALID   | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARREADY   |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARADDR    | out |   32|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARID      | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARLEN     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARSIZE    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARBURST   | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARLOCK    | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARCACHE   | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARPROT    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARQOS     | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARREGION  | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARUSER    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RVALID    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RREADY    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RDATA     |  in |   64|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RLAST     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RID       |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RUSER     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RRESP     |  in |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BVALID    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BREADY    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BRESP     |  in |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BID       |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BUSER     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_ax_AWVALID   | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWREADY   |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWADDR    | out |   32|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWID      | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWLEN     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWSIZE    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWBURST   | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWLOCK    | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWCACHE   | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWPROT    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWQOS     | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWREGION  | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWUSER    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WVALID    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WREADY    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WDATA     | out |   64|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WSTRB     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WLAST     | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WID       | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WUSER     | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARVALID   | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARREADY   |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARADDR    | out |   32|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARID      | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARLEN     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARSIZE    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARBURST   | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARLOCK    | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARCACHE   | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARPROT    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARQOS     | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARREGION  | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARUSER    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RVALID    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RREADY    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RDATA     |  in |   64|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RLAST     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RID       |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RUSER     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RRESP     |  in |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BVALID    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BREADY    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BRESP     |  in |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BID       |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BUSER     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ay_AWVALID   | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWREADY   |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWADDR    | out |   32|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWID      | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWLEN     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWSIZE    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWBURST   | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWLOCK    | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWCACHE   | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWPROT    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWQOS     | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWREGION  | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWUSER    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WVALID    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WREADY    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WDATA     | out |   64|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WSTRB     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WLAST     | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WID       | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WUSER     | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARVALID   | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARREADY   |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARADDR    | out |   32|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARID      | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARLEN     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARSIZE    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARBURST   | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARLOCK    | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARCACHE   | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARPROT    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARQOS     | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARREGION  | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARUSER    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RVALID    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RREADY    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RDATA     |  in |   64|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RLAST     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RID       |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RUSER     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RRESP     |  in |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BVALID    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BREADY    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BRESP     |  in |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BID       |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BUSER     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_az_AWVALID   | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWREADY   |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWADDR    | out |   32|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWID      | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWLEN     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWSIZE    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWBURST   | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWLOCK    | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWCACHE   | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWPROT    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWQOS     | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWREGION  | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWUSER    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WVALID    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WREADY    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WDATA     | out |   64|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WSTRB     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WLAST     | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WID       | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WUSER     | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARVALID   | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARREADY   |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARADDR    | out |   32|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARID      | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARLEN     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARSIZE    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARBURST   | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARLOCK    | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARCACHE   | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARPROT    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARQOS     | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARREGION  | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARUSER    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RVALID    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RREADY    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RDATA     |  in |   64|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RLAST     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RID       |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RUSER     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RRESP     |  in |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BVALID    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BREADY    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BRESP     |  in |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BID       |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BUSER     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_m_AWVALID    | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWREADY    |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWADDR     | out |   32|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWID       | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWLEN      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWSIZE     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWBURST    | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWLOCK     | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWCACHE    | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWPROT     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWQOS      | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWREGION   | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWUSER     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WVALID     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WREADY     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WDATA      | out |   64|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WSTRB      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WLAST      | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WID        | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WUSER      | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARVALID    | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARREADY    |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARADDR     | out |   32|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARID       | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARLEN      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARSIZE     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARBURST    | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARLOCK     | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARCACHE    | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARPROT     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARQOS      | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARREGION   | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARUSER     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RVALID     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RREADY     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RDATA      |  in |   64|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RLAST      |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RID        |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RUSER      |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RRESP      |  in |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BVALID     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BREADY     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BRESP      |  in |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BID        |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BUSER      |  in |    1|    m_axi   |   result_m   |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

