#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x104a5a5e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104a5a760 .scope module, "Clk" "Clk" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Base";
    .port_info 1 /OUTPUT 1 "Gen";
P_0x104a59e20 .param/l "Div" 0 3 1, C4<00000000000000000000000000000000>;
P_0x104a59e60 .param/l "one" 1 3 4, C4<1>;
P_0x104a59ea0 .param/l "width" 1 3 3, +C4<00000000000000000000000000000000>;
o0x745430010 .functor BUFZ 1, C4<z>; HiZ drive
v0x104a51ef0_0 .net "Base", 0 0, o0x745430010;  0 drivers
v0x104a54140_0 .var "Gen", 0 0;
v0x104a541e0_0 .var "cnt", 0 0;
E_0x744c342c0 .event posedge, v0x104a51ef0_0;
S_0x104a54720 .scope module, "Multiplexer" "Multiplexer" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /INPUT 1 "IE";
    .port_info 5 /OUTPUT 1 "OE";
    .port_info 6 /INPUT 1 "SEL";
P_0x745059b80 .param/l "BITS" 0 4 1, C4<00000000000000000000000000100000>;
o0x745430190 .functor BUFZ 1, C4<z>; HiZ drive
L_0x104a52e40 .functor BUFZ 1, o0x745430190, C4<0>, C4<0>, C4<0>;
o0x745430100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x104a54280_0 .net "A", 31 0, o0x745430100;  0 drivers
o0x745430130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x104a54320_0 .net "B", 31 0, o0x745430130;  0 drivers
o0x745430160 .functor BUFZ 1, C4<z>; HiZ drive
v0x104a543c0_0 .net "CLK", 0 0, o0x745430160;  0 drivers
v0x744c78000_0 .net "IE", 0 0, o0x745430190;  0 drivers
v0x744c780a0_0 .net "OE", 0 0, L_0x104a52e40;  1 drivers
o0x7454301f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x744c78140_0 .net "SEL", 0 0, o0x7454301f0;  0 drivers
v0x744c781e0_0 .net "Y", 31 0, L_0x104a509d0;  1 drivers
L_0x104a509d0 .functor MUXZ 32, o0x745430100, o0x745430130, o0x7454301f0, C4<>;
S_0x104a548a0 .scope module, "fibo" "fibo" 5 3;
 .timescale -9 -10;
P_0x745059bc0 .param/l "BITS" 0 5 3, +C4<00000000000000000000000000100000>;
v0x744c7a1c0_0 .var "clk", 0 0;
v0x744c7a260_0 .var/i "i", 31 0;
v0x744c7a300_0 .var "ie", 0 0;
v0x744c7a3a0_0 .var "inp", 31 0;
v0x744c7a440_0 .net "oe", 0 0, v0x744c79360_0;  1 drivers
v0x744c7a4e0_0 .net "out", 31 0, L_0x104a50b10;  1 drivers
E_0x744c36980 .event anyedge, v0x744c79360_0;
S_0x104a53c40 .scope module, "f" "Fibonacci" 5 13, 6 1 0, S_0x104a548a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "INP";
    .port_info 2 /INPUT 1 "IE";
    .port_info 3 /OUTPUT 32 "OUT";
    .port_info 4 /OUTPUT 1 "OE";
P_0x104a53dc0 .param/l "BITS" 0 6 1, +C4<00000000000000000000000000100000>;
P_0x104a53e00 .param/l "false" 1 6 9, C4<0>;
P_0x104a53e40 .param/l "one" 1 6 13, +C4<00000000000000000000000000000001>;
P_0x104a53e80 .param/l "true" 1 6 10, C4<1>;
P_0x104a53ec0 .param/l "zero" 1 6 12, +C4<00000000000000000000000000000000>;
L_0x104a50b10 .functor BUFZ 32, v0x744c79040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x744c79900_0 .net "A_oe", 0 0, v0x744c78500_0;  1 drivers
v0x744c799a0_0 .net "A_out", 31 0, v0x744c785a0_0;  1 drivers
v0x744c79a40_0 .net "B_oe", 0 0, v0x744c78fa0_0;  1 drivers
v0x744c79ae0_0 .net "B_out", 31 0, v0x744c79040_0;  1 drivers
v0x744c79b80_0 .net "CLK", 0 0, v0x744c7a1c0_0;  1 drivers
v0x744c79c20_0 .net "IE", 0 0, v0x744c7a300_0;  1 drivers
v0x744c79cc0_0 .net "INP", 31 0, v0x744c7a3a0_0;  1 drivers
v0x744c79d60_0 .net "OE", 0 0, v0x744c79360_0;  alias, 1 drivers
v0x744c79e00_0 .net "OUT", 31 0, L_0x104a50b10;  alias, 1 drivers
v0x744c79ea0_0 .net "add_oe", 0 0, v0x744c78a00_0;  1 drivers
v0x744c79f40_0 .net "ctr_init", 0 0, v0x744c794a0_0;  1 drivers
v0x744c79fe0_0 .net "ctr_oe", 0 0, v0x744c795e0_0;  1 drivers
v0x744c7a080_0 .net "ctr_out", 31 0, v0x744c79680_0;  1 drivers
v0x744c7a120_0 .net "sum", 31 0, L_0x104a50a70;  1 drivers
S_0x104a52b40 .scope module, "a" "Store" 6 17, 7 1 0, S_0x104a53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "INP";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "IE";
    .port_info 4 /OUTPUT 1 "OE";
    .port_info 5 /INPUT 1 "INIT";
P_0x744c58100 .param/l "BITS" 0 7 1, +C4<00000000000000000000000000100000>;
P_0x744c58140 .param/l "FIRST" 0 7 1, +C4<00000000000000000000000000000000>;
v0x744c78280_0 .net "CLK", 0 0, v0x744c7a1c0_0;  alias, 1 drivers
v0x744c78320_0 .net "IE", 0 0, v0x744c795e0_0;  alias, 1 drivers
v0x744c783c0_0 .net "INIT", 0 0, v0x744c794a0_0;  alias, 1 drivers
v0x744c78460_0 .net "INP", 31 0, v0x744c79040_0;  alias, 1 drivers
v0x744c78500_0 .var "OE", 0 0;
v0x744c785a0_0 .var "OUT", 31 0;
v0x744c78640_0 .var "ie", 0 0;
E_0x744c369c0 .event posedge, v0x744c78280_0;
S_0x104a52cc0 .scope module, "add" "Add" 6 47, 8 1 0, S_0x104a53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 1 "IEA";
    .port_info 4 /INPUT 1 "IEB";
    .port_info 5 /OUTPUT 32 "Y";
    .port_info 6 /OUTPUT 1 "OE";
P_0x745059c00 .param/l "BITS" 0 8 1, +C4<00000000000000000000000000100000>;
enum0x745054000 .enum2/s (32)
   "StINIT" 0,
   "StA" 1,
   "StB" 2,
   "StOE" 3
 ;
v0x744c786e0_0 .net "A", 31 0, v0x744c785a0_0;  alias, 1 drivers
v0x744c78780_0 .net "B", 31 0, v0x744c79040_0;  alias, 1 drivers
v0x744c78820_0 .net "CLK", 0 0, v0x744c7a1c0_0;  alias, 1 drivers
v0x744c788c0_0 .net "IEA", 0 0, v0x744c78500_0;  alias, 1 drivers
v0x744c78960_0 .net "IEB", 0 0, v0x744c78fa0_0;  alias, 1 drivers
v0x744c78a00_0 .var "OE", 0 0;
v0x744c78aa0_0 .net "Y", 31 0, L_0x104a50a70;  alias, 1 drivers
v0x744c78b40_0 .var "a", 31 0;
v0x744c78be0_0 .var "b", 31 0;
v0x744c78c80_0 .var/2s "state", 31 0;
L_0x104a50a70 .arith/sum 32, v0x744c78b40_0, v0x744c78be0_0;
S_0x104a51470 .scope module, "b" "Store" 6 26, 7 1 0, S_0x104a53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "INP";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "IE";
    .port_info 4 /OUTPUT 1 "OE";
    .port_info 5 /INPUT 1 "INIT";
P_0x744c58180 .param/l "BITS" 0 7 1, +C4<00000000000000000000000000100000>;
P_0x744c581c0 .param/l "FIRST" 0 7 1, +C4<00000000000000000000000000000001>;
v0x744c78d20_0 .net "CLK", 0 0, v0x744c7a1c0_0;  alias, 1 drivers
v0x744c78dc0_0 .net "IE", 0 0, v0x744c795e0_0;  alias, 1 drivers
v0x744c78e60_0 .net "INIT", 0 0, v0x744c794a0_0;  alias, 1 drivers
v0x744c78f00_0 .net "INP", 31 0, L_0x104a50a70;  alias, 1 drivers
v0x744c78fa0_0 .var "OE", 0 0;
v0x744c79040_0 .var "OUT", 31 0;
v0x744c790e0_0 .var "ie", 0 0;
S_0x104a50850 .scope module, "ctr" "Counter" 6 34, 9 1 0, S_0x104a53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "INP";
    .port_info 2 /INPUT 1 "IE";
    .port_info 3 /OUTPUT 32 "OUT";
    .port_info 4 /OUTPUT 1 "OE";
    .port_info 5 /INPUT 1 "DECR";
    .port_info 6 /INPUT 32 "STOP";
    .port_info 7 /INPUT 1 "CE";
    .port_info 8 /OUTPUT 1 "INIT";
    .port_info 9 /OUTPUT 1 "DONE";
P_0x744c58200 .param/l "BITS" 0 9 1, +C4<00000000000000000000000000100000>;
P_0x744c58240 .param/l "one" 1 9 12, +C4<00000000000000000000000000000001>;
enum0x104a57300 .enum2/s (32)
   "StTST" 0,
   "StOE1" 1,
   "StOE0" 2,
   "StCNT" 3,
   "StEND" 4
 ;
v0x744c79180_0 .net "CE", 0 0, v0x744c78a00_0;  alias, 1 drivers
v0x744c79220_0 .net "CLK", 0 0, v0x744c7a1c0_0;  alias, 1 drivers
L_0x745464010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x744c792c0_0 .net "DECR", 0 0, L_0x745464010;  1 drivers
v0x744c79360_0 .var "DONE", 0 0;
v0x744c79400_0 .net "IE", 0 0, v0x744c7a300_0;  alias, 1 drivers
v0x744c794a0_0 .var "INIT", 0 0;
v0x744c79540_0 .net "INP", 31 0, v0x744c7a3a0_0;  alias, 1 drivers
v0x744c795e0_0 .var "OE", 0 0;
v0x744c79680_0 .var "OUT", 31 0;
L_0x745464058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x744c79720_0 .net "STOP", 31 0, L_0x745464058;  1 drivers
v0x744c797c0_0 .var/2s "curr", 31 0;
v0x744c79860_0 .var/2s "next", 31 0;
E_0x744c36a80/0 .event anyedge, v0x744c797c0_0, v0x744c792c0_0, v0x744c79680_0, v0x744c79720_0;
E_0x744c36a80/1 .event anyedge, v0x744c78a00_0;
E_0x744c36a80 .event/or E_0x744c36a80/0, E_0x744c36a80/1;
E_0x744c36ac0 .event posedge, v0x744c79400_0, v0x744c78280_0;
    .scope S_0x104a5a760;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x104a54140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x104a541e0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x104a5a760;
T_1 ;
    %wait E_0x744c342c0;
    %load/vec4 v0x104a541e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x104a541e0_0;
    %subi 1, 0, 1;
    %assign/vec4 v0x104a541e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x104a54140_0;
    %inv;
    %assign/vec4 v0x104a54140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x104a541e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x104a52b40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78640_0, 0;
    %end;
    .thread T_2;
    .scope S_0x104a52b40;
T_3 ;
    %wait E_0x744c369c0;
    %load/vec4 v0x744c78320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x744c78640_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x744c783c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.4, 8;
T_3.3 ; End of true expr.
    %load/vec4 v0x744c78460_0;
    %jmp/0 T_3.4, 8;
 ; End of false expr.
    %blend;
T_3.4;
    %assign/vec4 v0x744c785a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c78500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c78640_0, 0;
T_3.0 ;
    %load/vec4 v0x744c78320_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x744c78640_0;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78640_0, 0;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x104a51470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c790e0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x104a51470;
T_5 ;
    %wait E_0x744c369c0;
    %load/vec4 v0x744c78dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x744c790e0_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x744c78e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %load/vec4 v0x744c78f00_0;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %assign/vec4 v0x744c79040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c78fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c790e0_0, 0;
T_5.0 ;
    %load/vec4 v0x744c78dc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x744c790e0_0;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c790e0_0, 0;
T_5.5 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x104a50850;
T_6 ;
    %wait E_0x744c36ac0;
    %load/vec4 v0x744c79400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c794a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c795e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c79360_0, 0;
    %load/vec4 v0x744c79540_0;
    %assign/vec4 v0x744c79680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x744c797c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x744c79860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c795e0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c794a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c795e0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c79360_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x744c792c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.7, 8;
    %load/vec4 v0x744c79680_0;
    %subi 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %load/vec4 v0x744c79680_0;
    %addi 1, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %assign/vec4 v0x744c79680_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0x744c79860_0;
    %assign/vec4 v0x744c797c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x104a50850;
T_7 ;
    %wait E_0x744c36a80;
    %load/vec4 v0x744c797c0_0;
    %store/vec4 v0x744c79860_0, 0, 32;
    %load/vec4 v0x744c797c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x744c792c0_0;
    %or/r;
    %flag_set/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0x744c79680_0;
    %load/vec4 v0x744c79720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_7.9, 5;
    %load/vec4 v0x744c79680_0;
    %and/r;
    %or;
T_7.9;
    %jmp/1 T_7.8, 9;
T_7.7 ; End of true expr.
    %load/vec4 v0x744c79720_0;
    %load/vec4 v0x744c79680_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_7.8, 9;
 ; End of false expr.
    %blend;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x744c79860_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x744c79860_0, 0, 32;
T_7.6 ;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x744c79180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x744c79860_0, 0, 32;
T_7.10 ;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x744c79180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x744c79860_0, 0, 32;
T_7.12 ;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x744c79860_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x104a52cc0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
    %end;
    .thread T_8;
    .scope S_0x104a52cc0;
T_9 ;
    %wait E_0x744c369c0;
    %load/vec4 v0x744c78c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x744c78a00_0, 0;
    %load/vec4 v0x744c788c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.7, 9;
    %load/vec4 v0x744c78960_0;
    %nor/r;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x744c786e0_0;
    %assign/vec4 v0x744c78b40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.5 ;
    %load/vec4 v0x744c788c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v0x744c78960_0;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x744c78780_0;
    %assign/vec4 v0x744c78be0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.8 ;
    %load/vec4 v0x744c788c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.13, 9;
    %load/vec4 v0x744c78960_0;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x744c786e0_0;
    %assign/vec4 v0x744c78b40_0, 0;
    %load/vec4 v0x744c78780_0;
    %assign/vec4 v0x744c78be0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.11 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x744c78960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x744c78780_0;
    %assign/vec4 v0x744c78be0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.14 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x744c788c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x744c786e0_0;
    %assign/vec4 v0x744c78b40_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.16 ;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x744c78a00_0, 0;
    %load/vec4 v0x744c78a00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.21, 10;
    %load/vec4 v0x744c788c0_0;
    %nor/r;
    %and;
T_9.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.20, 9;
    %load/vec4 v0x744c78960_0;
    %nor/r;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x744c78c80_0, 0;
T_9.18 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x104a548a0;
T_10 ;
    %delay 75, 0;
    %load/vec4 v0x744c7a1c0_0;
    %inv;
    %store/vec4 v0x744c7a1c0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x104a548a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x744c7a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x744c7a260_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x744c7a260_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x744c7a300_0, 0, 1;
    %vpi_call/w 5 26 "$display", "\012=======================================================" {0 0 0};
    %vpi_call/w 5 27 "$display", "TIME=%0t | TESTBENCH: Starting Fibo(%0d) sequence.", $time, v0x744c7a260_0 {0 0 0};
    %vpi_call/w 5 28 "$display", "=======================================================" {0 0 0};
    %load/vec4 v0x744c7a260_0;
    %store/vec4 v0x744c7a3a0_0, 0, 32;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x744c7a300_0, 0, 1;
    %vpi_call/w 5 33 "$display", "TIME=%0t | TESTBENCH: Input latched (IE=0), waiting for Fibo OE...", $time {0 0 0};
T_11.2 ;
    %load/vec4 v0x744c7a440_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0x744c36980;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 5 37 "$display", "TIME=%0t | TESTBENCH: **RESULT** fibo(%1d)=%1d", $time, v0x744c7a3a0_0, v0x744c7a4e0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x744c7a260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x744c7a260_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 5 39 "$stop" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "clk.v";
    "mux.v";
    "test.v";
    "fib.v";
    "sto.v";
    "add.v";
    "ctr.v";
