Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:44:54 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.792        0.000                      0                34815        0.040        0.000                      0                34815        2.927        0.000                       0                 13640  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.792        0.000                      0                34815        0.040        0.000                      0                34815        2.927        0.000                       0                 13640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.671ns (13.105%)  route 4.449ns (86.895%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.084     5.156    right_04_write/down_04_write_write_en
    SLICE_X29Y5          FDRE                                         r  right_04_write/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X29Y5          FDRE                                         r  right_04_write/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y5          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    right_04_write/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.671ns (13.113%)  route 4.446ns (86.887%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.081     5.153    right_04_write/down_04_write_write_en
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y7          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    right_04_write/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.671ns (13.113%)  route 4.446ns (86.887%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.081     5.153    right_04_write/down_04_write_write_en
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y7          FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043     6.948    right_04_write/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.671ns (13.113%)  route 4.446ns (86.887%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.081     5.153    right_04_write/down_04_write_write_en
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y7          FDRE                                         r  right_04_write/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y7          FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    right_04_write/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.671ns (13.131%)  route 4.439ns (86.869%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.074     5.146    right_04_write/down_04_write_write_en
    SLICE_X31Y6          FDRE                                         r  right_04_write/out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y6          FDRE                                         r  right_04_write/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y6          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    right_04_write/out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.671ns (13.263%)  route 4.388ns (86.736%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          1.023     5.095    right_04_write/down_04_write_write_en
    SLICE_X31Y5          FDRE                                         r  right_04_write/out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y5          FDRE                                         r  right_04_write/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y5          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    right_04_write/out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.671ns (13.343%)  route 4.358ns (86.657%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          0.993     5.065    right_04_write/down_04_write_write_en
    SLICE_X29Y3          FDRE                                         r  right_04_write/out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X29Y3          FDRE                                         r  right_04_write/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y3          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     6.947    right_04_write/out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.671ns (13.343%)  route 4.358ns (86.657%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          0.993     5.065    right_04_write/down_04_write_write_en
    SLICE_X29Y3          FDRE                                         r  right_04_write/out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X29Y3          FDRE                                         r  right_04_write/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y3          FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     6.947    right_04_write/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.691ns (14.259%)  route 4.155ns (85.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X22Y33         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[1]/Q
                         net (fo=148, routed)         0.846     0.978    fsm0/out_reg_n_0_[1]
    SLICE_X21Y48         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.058 r  fsm0/out_mem_addr0[1]_INST_0_i_7/O
                         net (fo=22, routed)          0.306     1.364    fsm0/out_mem_addr0[1]_INST_0_i_7_n_0
    SLICE_X21Y37         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.404 r  fsm0/out[0]_i_4__0/O
                         net (fo=57, routed)          0.608     2.012    fsm0/out_reg[0]_2
    SLICE_X25Y47         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.191 f  fsm0/done_buf[0]_i_3__3/O
                         net (fo=1, routed)           0.169     2.360    fsm0/done_buf[0]_i_3__3_n_0
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.509 f  fsm0/done_buf[0]_i_2__14/O
                         net (fo=70, routed)          1.018     3.527    pe_66/fsm0/pe_66_top1
    SLICE_X37Y59         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.674 r  pe_66/fsm0/done_buf[1]_i_1__36/O
                         net (fo=53, routed)          1.208     4.882    pe_66/mul/out_tmp_reg/RSTP
    DSP48E2_X3Y26        DSP_OUTPUT                                   r  pe_66/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.044     7.044    pe_66/mul/out_tmp_reg/CLK
    DSP48E2_X3Y26        DSP_OUTPUT                                   r  pe_66/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_66/mul/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 fsm0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            right_04_write/out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.671ns (13.479%)  route 4.307ns (86.521%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.036     0.036    fsm0/clk
    SLICE_X23Y33         FDRE                                         r  fsm0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[6]/Q
                         net (fo=136, routed)         0.542     0.677    fsm0/out_reg_n_0_[6]
    SLICE_X19Y32         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     0.875 f  fsm0/out[0]_i_4__11/O
                         net (fo=13, routed)          0.329     1.204    fsm0/out[0]_i_4__11_n_0
    SLICE_X21Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.320 f  fsm0/out[0]_i_2__20/O
                         net (fo=80, routed)          0.627     1.947    fsm0/out_reg[0]_68
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.098 r  fsm0/done_buf[0]_i_4__37/O
                         net (fo=1, routed)           0.105     2.203    fsm0/done_buf[0]_i_4__37_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.244 r  fsm0/done_buf[0]_i_2__37/O
                         net (fo=135, routed)         1.762     4.006    pe_04/fsm0/pe_04_top1
    SLICE_X40Y3          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     4.072 r  pe_04/fsm0/out[31]_i_1__59/O
                         net (fo=65, routed)          0.942     5.014    right_04_write/down_04_write_write_en
    SLICE_X31Y4          FDRE                                         r  right_04_write/out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14423, unset)        0.026     7.026    right_04_write/clk
    SLICE_X31Y4          FDRE                                         r  right_04_write/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y4          FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     6.949    right_04_write/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  1.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 right_42_write/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_43_read/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.012     0.012    right_42_write/clk
    SLICE_X26Y58         FDRE                                         r  right_42_write/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  right_42_write/out_reg[22]/Q
                         net (fo=1, routed)           0.054     0.105    left_43_read/right_42_write_out[22]
    SLICE_X27Y58         FDRE                                         r  left_43_read/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    left_43_read/clk
    SLICE_X27Y58         FDRE                                         r  left_43_read/out_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y58         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    left_43_read/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_00_write/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_01_read/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    right_00_write/clk
    SLICE_X16Y2          FDRE                                         r  right_00_write/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  right_00_write/out_reg[27]/Q
                         net (fo=1, routed)           0.055     0.106    left_01_read/out_reg[27]_1
    SLICE_X17Y2          FDRE                                         r  left_01_read/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    left_01_read/clk
    SLICE_X17Y2          FDRE                                         r  left_01_read/out_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y2          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    left_01_read/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 right_20_write/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_21_read/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    right_20_write/clk
    SLICE_X16Y18         FDRE                                         r  right_20_write/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  right_20_write/out_reg[30]/Q
                         net (fo=1, routed)           0.055     0.106    left_21_read/out_reg[30]_1
    SLICE_X17Y18         FDRE                                         r  left_21_read/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    left_21_read/clk
    SLICE_X17Y18         FDRE                                         r  left_21_read/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    left_21_read/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 down_00_write/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_10_read/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    down_00_write/clk
    SLICE_X5Y11          FDRE                                         r  down_00_write/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  down_00_write/out_reg[1]/Q
                         net (fo=1, routed)           0.055     0.106    top_10_read/out_reg[1]_1
    SLICE_X6Y11          FDRE                                         r  top_10_read/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    top_10_read/clk
    SLICE_X6Y11          FDRE                                         r  top_10_read/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y11          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    top_10_read/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 down_56_write/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_66_read/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.012     0.012    down_56_write/clk
    SLICE_X41Y66         FDRE                                         r  down_56_write/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  down_56_write/out_reg[13]/Q
                         net (fo=1, routed)           0.056     0.107    top_66_read/out_reg[13]_1
    SLICE_X41Y65         FDRE                                         r  top_66_read/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.019     0.019    top_66_read/clk
    SLICE_X41Y65         FDRE                                         r  top_66_read/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y65         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    top_66_read/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 down_05_write/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_15_read/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    down_05_write/clk
    SLICE_X40Y23         FDRE                                         r  down_05_write/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  down_05_write/out_reg[26]/Q
                         net (fo=1, routed)           0.056     0.107    top_15_read/out_reg[26]_1
    SLICE_X41Y23         FDRE                                         r  top_15_read/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    top_15_read/clk
    SLICE_X41Y23         FDRE                                         r  top_15_read/out_reg[26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y23         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    top_15_read/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 right_31_write/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_32_read/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    right_31_write/clk
    SLICE_X16Y43         FDRE                                         r  right_31_write/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  right_31_write/out_reg[16]/Q
                         net (fo=1, routed)           0.056     0.108    left_32_read/out_reg[16]_1
    SLICE_X17Y43         FDRE                                         r  left_32_read/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.019     0.019    left_32_read/clk
    SLICE_X17Y43         FDRE                                         r  left_32_read/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    left_32_read/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pe_53/mul/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul_reg/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.012     0.012    pe_53/mul/clk
    SLICE_X21Y70         FDRE                                         r  pe_53/mul/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_53/mul/out_reg[2]/Q
                         net (fo=1, routed)           0.056     0.107    pe_53/mul_reg/out_reg[31]_0[2]
    SLICE_X21Y71         FDRE                                         r  pe_53/mul_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    pe_53/mul_reg/clk
    SLICE_X21Y71         FDRE                                         r  pe_53/mul_reg/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y71         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_53/mul_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 down_05_write/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_15_read/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    down_05_write/clk
    SLICE_X40Y23         FDRE                                         r  down_05_write/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  down_05_write/out_reg[22]/Q
                         net (fo=1, routed)           0.055     0.107    top_15_read/out_reg[22]_1
    SLICE_X41Y23         FDRE                                         r  top_15_read/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.018     0.018    top_15_read/clk
    SLICE_X41Y23         FDRE                                         r  top_15_read/out_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y23         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    top_15_read/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 down_11_write/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_21_read/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.013     0.013    down_11_write/clk
    SLICE_X17Y17         FDRE                                         r  down_11_write/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  down_11_write/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.108    top_21_read/out_reg[24]_1
    SLICE_X17Y18         FDRE                                         r  top_21_read/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14423, unset)        0.019     0.019    top_21_read/clk
    SLICE_X17Y18         FDRE                                         r  top_21_read/out_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y18         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    top_21_read/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X5Y10  t0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X5Y10  t0/mem_reg_0_7_13_13/SP/CLK



