{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@433:475@HdlStmProcess", "  end else begin\n    up_rack <= up_rreq;\n  end\nend\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (up_rreq) begin\n    case (up_raddr)\n    9'h000: up_rdata <= PCORE_VERSION;\n    9'h001: up_rdata <= ID;\n    9'h002: up_rdata <= up_scratch;\n    9'h003: up_rdata <= 32'h444d4143; // \"DMAC\"\n    9'h020: up_rdata <= up_irq_mask;\n    9'h021: up_rdata <= up_irq_pending;\n    9'h022: up_rdata <= up_irq_source;\n    9'h100: up_rdata <= {up_pause, up_enable};\n    9'h101: up_rdata <= up_transfer_id;\n    9'h102: up_rdata <= up_dma_req_valid;\n    9'h103: up_rdata <= {30'h00, up_axis_xlast, up_dma_cyclic}; // Flags\n    9'h104: up_rdata <= HAS_DEST_ADDR ? {up_dma_dest_address,{BYTES_PER_BEAT_WIDTH_DEST{1'b0}}} : 'h00;\n    9'h105: up_rdata <= HAS_SRC_ADDR ? {up_dma_src_address,{BYTES_PER_BEAT_WIDTH_SRC{1'b0}}} : 'h00;\n    9'h106: up_rdata <= up_dma_x_length;\n    9'h107: up_rdata <= DMA_2D_TRANSFER ? up_dma_y_length : 'h00;\n    9'h108: up_rdata <= DMA_2D_TRANSFER ? up_dma_dest_stride : 'h00;\n    9'h109: up_rdata <= DMA_2D_TRANSFER ? up_dma_src_stride : 'h00;\n    9'h10a: up_rdata <= up_transfer_done_bitmap;\n    9'h10b: up_rdata <= up_transfer_id_eot;\n    9'h10c: up_rdata <= 'h00; // Status\n    9'h10d: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : m_dest_axi_awaddr; //HAS_DEST_ADDR ? 'h00 : 'h00; // Current dest address\n    9'h10e: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : m_src_axi_araddr; //HAS_SRC_ADDR ? 'h00 : 'h00; // Current src address\n    9'h10f: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_status;\n    9'h110: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids0;\n    9'h111: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids1;\n    default: up_rdata <= 'h00;\n    endcase\n  end\nend\n\n// Request ID and Request done bitmap handling\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0 || up_enable == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[456, "    9'h107: up_rdata <= DMA_2D_TRANSFER ? up_dma_y_length : 'h00;\n"], [457, "    9'h108: up_rdata <= DMA_2D_TRANSFER ? up_dma_dest_stride : 'h00;\n"], [458, "    9'h109: up_rdata <= DMA_2D_TRANSFER ? up_dma_src_stride : 'h00;\n"]], "Add": [[458, "    9'h107: up_rdata <= DMA_2D_TRANSFER ? up_dma_y_length_s : 'h00;\n"], [458, "    9'h108: up_rdata <= DMA_2D_TRANSFER ? up_dma_dest_stride_s : 'h00;\n"], [458, "    9'h109: up_rdata <= DMA_2D_TRANSFER ? up_dma_src_stride_s : 'h00;\n"]]}}