///Register `SR` reader
pub type R = crate::R<SR_SPEC>;
///Field `RESP_REC` reader - reg_resp_rec
pub type RESP_REC_R = crate::BitReader;
///Field `SLAVE_RW` reader - reg_slave_rw
pub type SLAVE_RW_R = crate::BitReader;
///Field `ARB_LOST` reader - reg_arb_lost
pub type ARB_LOST_R = crate::BitReader;
///Field `BUS_BUSY` reader - reg_bus_busy
pub type BUS_BUSY_R = crate::BitReader;
///Field `SLAVE_ADDRESSED` reader - reg_slave_addressed
pub type SLAVE_ADDRESSED_R = crate::BitReader;
///Field `RXFIFO_CNT` reader - reg_rxfifo_cnt
pub type RXFIFO_CNT_R = crate::FieldReader;
///Field `STRETCH_CAUSE` reader - reg_stretch_cause
pub type STRETCH_CAUSE_R = crate::FieldReader;
///Field `TXFIFO_CNT` reader - reg_txfifo_cnt
pub type TXFIFO_CNT_R = crate::FieldReader;
///Field `SCL_MAIN_STATE_LAST` reader - reg_scl_main_state_last
pub type SCL_MAIN_STATE_LAST_R = crate::FieldReader;
///Field `SCL_STATE_LAST` reader - reg_scl_state_last
pub type SCL_STATE_LAST_R = crate::FieldReader;
impl R {
    ///Bit 0 - reg_resp_rec
    #[inline(always)]
    pub fn resp_rec(&self) -> RESP_REC_R {
        RESP_REC_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - reg_slave_rw
    #[inline(always)]
    pub fn slave_rw(&self) -> SLAVE_RW_R {
        SLAVE_RW_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 3 - reg_arb_lost
    #[inline(always)]
    pub fn arb_lost(&self) -> ARB_LOST_R {
        ARB_LOST_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - reg_bus_busy
    #[inline(always)]
    pub fn bus_busy(&self) -> BUS_BUSY_R {
        BUS_BUSY_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - reg_slave_addressed
    #[inline(always)]
    pub fn slave_addressed(&self) -> SLAVE_ADDRESSED_R {
        SLAVE_ADDRESSED_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bits 8:13 - reg_rxfifo_cnt
    #[inline(always)]
    pub fn rxfifo_cnt(&self) -> RXFIFO_CNT_R {
        RXFIFO_CNT_R::new(((self.bits >> 8) & 0x3f) as u8)
    }
    ///Bits 14:15 - reg_stretch_cause
    #[inline(always)]
    pub fn stretch_cause(&self) -> STRETCH_CAUSE_R {
        STRETCH_CAUSE_R::new(((self.bits >> 14) & 3) as u8)
    }
    ///Bits 18:23 - reg_txfifo_cnt
    #[inline(always)]
    pub fn txfifo_cnt(&self) -> TXFIFO_CNT_R {
        TXFIFO_CNT_R::new(((self.bits >> 18) & 0x3f) as u8)
    }
    ///Bits 24:26 - reg_scl_main_state_last
    #[inline(always)]
    pub fn scl_main_state_last(&self) -> SCL_MAIN_STATE_LAST_R {
        SCL_MAIN_STATE_LAST_R::new(((self.bits >> 24) & 7) as u8)
    }
    ///Bits 28:30 - reg_scl_state_last
    #[inline(always)]
    pub fn scl_state_last(&self) -> SCL_STATE_LAST_R {
        SCL_STATE_LAST_R::new(((self.bits >> 28) & 7) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SR")
            .field("resp_rec", &self.resp_rec())
            .field("slave_rw", &self.slave_rw())
            .field("arb_lost", &self.arb_lost())
            .field("bus_busy", &self.bus_busy())
            .field("slave_addressed", &self.slave_addressed())
            .field("rxfifo_cnt", &self.rxfifo_cnt())
            .field("stretch_cause", &self.stretch_cause())
            .field("txfifo_cnt", &self.txfifo_cnt())
            .field("scl_main_state_last", &self.scl_main_state_last())
            .field("scl_state_last", &self.scl_state_last())
            .finish()
    }
}
/**I2C_SR_REG

You can [`read`](crate::generic::Reg::read) this register and get [`sr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct SR_SPEC;
impl crate::RegisterSpec for SR_SPEC {
    type Ux = u32;
}
///`read()` method returns [`sr::R`](R) reader structure
impl crate::Readable for SR_SPEC {}
///`reset()` method sets SR to value 0xc000
impl crate::Resettable for SR_SPEC {
    const RESET_VALUE: u32 = 0xc000;
}
