# Loading project count10_sim
vsim work.count10_sim
# vsim work.count10_sim 
# Start time: 23:10:43 on Aug 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.count10_sim(sim)
# Loading work.count10(rtl)
add wave -position end  sim:/count10_sim/CLK
add wave -position end  sim:/count10_sim/RST
add wave -position end  sim:/count10_sim/COUNT
run
run -all
# Break key hit
# Simulation stop requested.
# End time: 23:11:50 on Aug 05,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
