INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Out_0'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Out_1'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Out_2'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Out_3'
INFO: [VRFC 10-3107] analyzing entity 'Reg_In'
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/tb_reg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_reg_out'
