{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15824, "design__instance__area": 149699, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 209, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10, "power__internal__total": 0.015637049451470375, "power__switching__total": 0.006572164595127106, "power__leakage__total": 1.5816486609310232e-07, "power__total": 0.022209372371435165, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3080285835807558, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3202367073271058, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3176363706408618, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.229931413750268, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317636, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.340693, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 205, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 209, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.33840461946050043, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.36456480532960356, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.08285927734026971, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.2734348380667506, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.23423885716303147, "timing__setup__tns__corner:nom_ss_100C_1v60": -60.529268643892514, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.08285927734026971, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.2734348380667506, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.88521, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.045058, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 209, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29255285133591474, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2995527521929958, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11081214037793548, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.092827081981868, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110812, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.608455, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 234, "design__max_fanout_violation__count": 209, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.28859640494231337, "clock__skew__worst_setup": 0.2942864091267441, "timing__hold__ws": -0.15162671547503281, "timing__setup__ws": -2.72426444669425, "timing__hold__tns": -0.44426619196489386, "timing__setup__tns": -73.92618282331722, "timing__hold__wns": -0.15162671547503281, "timing__setup__wns": -2.72426444669425, "timing__hold_vio__count": 9, "timing__hold_r2r__ws": 0.107614, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 158, "timing__setup_r2r__ws": 2.864932, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.095 478.815", "design__core__bbox": "5.52 10.88 462.3 467.84", "design__io": 78, "design__die__area": 224131, "design__core__area": 208730, "design__instance__count__stdcell": 15824, "design__instance__area__stdcell": 149699, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.717187, "design__instance__utilization__stdcell": 0.717187, "design__instance__count__class:buffer": 2812, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 8779, "design__instance__count__class:tap_cell": 2975, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11517823, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 340770, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 2872, "design__instance__count__class:clock_buffer": 222, "design__instance__count__class:clock_inverter": 139, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2263, "antenna__violating__nets": 19, "antenna__violating__pins": 25, "route__antenna_violation__count": 19, "antenna_diodes_count": 139, "design__instance__count__class:antenna_cell": 139, "route__net": 12582, "route__net__special": 2, "route__drc_errors__iter:1": 6564, "route__wirelength__iter:1": 413107, "route__drc_errors__iter:2": 2838, "route__wirelength__iter:2": 409267, "route__drc_errors__iter:3": 2652, "route__wirelength__iter:3": 408408, "route__drc_errors__iter:4": 214, "route__wirelength__iter:4": 407705, "route__drc_errors__iter:5": 30, "route__wirelength__iter:5": 407637, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 407645, "route__drc_errors": 0, "route__wirelength": 407645, "route__vias": 86964, "route__vias__singlecut": 86964, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1187.6, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 180, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 180, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 180, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 209, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30321943036897486, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.315160545470351, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3140284787756993, "timing__setup__ws__corner:min_tt_025C_1v80": 2.5341160997997267, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314028, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.460763, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 180, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 173, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 209, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3305842082538645, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3555102701738909, "timing__hold__ws__corner:min_ss_100C_1v60": -0.016714408108447477, "timing__setup__ws__corner:min_ss_100C_1v60": -1.7004975686670185, "timing__hold__tns__corner:min_ss_100C_1v60": -0.035899062516549264, "timing__setup__tns__corner:min_ss_100C_1v60": -45.35440595905564, "timing__hold__wns__corner:min_ss_100C_1v60": -0.016714408108447477, "timing__setup__wns__corner:min_ss_100C_1v60": -1.7004975686670185, "timing__hold_vio__count__corner:min_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.8731, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.229259, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 180, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 209, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28859640494231337, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2942864091267441, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10761447593197397, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.299961841633564, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107614, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.682889, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 180, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 56, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 209, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 18, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31657208306378043, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3295153965178298, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32221004554245997, "timing__setup__ws__corner:max_tt_025C_1v80": 1.9855571082641785, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32221, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.226894, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 180, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 234, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 209, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3480100472966124, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3747775251773609, "timing__hold__ws__corner:max_ss_100C_1v60": -0.15162671547503281, "timing__setup__ws__corner:max_ss_100C_1v60": -2.72426444669425, "timing__hold__tns__corner:max_ss_100C_1v60": -0.44426619196489386, "timing__setup__tns__corner:max_ss_100C_1v60": -73.92618282331722, "timing__hold__wns__corner:max_ss_100C_1v60": -0.15162671547503281, "timing__setup__wns__corner:max_ss_100C_1v60": -2.72426444669425, "timing__hold_vio__count__corner:max_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.898842, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 54, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.864932, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 180, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 209, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 18, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29912209666956396, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3066499641009375, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1144796512212065, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.921643565330354, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11448, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.547503, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 180, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 180, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79782, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00218268, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00159515, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000290685, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00159515, "design_powergrid__voltage__worst": 0.00159515, "design_powergrid__voltage__worst__net:VPWR": 1.79782, "design_powergrid__drop__worst": 0.00218268, "design_powergrid__drop__worst__net:VPWR": 0.00218268, "design_powergrid__voltage__worst__net:VGND": 0.00159515, "design_powergrid__drop__worst__net:VGND": 0.00159515, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000299, "ir__drop__worst": 0.00218, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}