

================================================================
== Vivado HLS Report for 'polyveck_make_hint'
================================================================
* Date:           Tue Mar 19 14:03:15 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7691|  7691|  7691|  7691|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7690|  7690|      1538|          -|          -|     5|    no    |
        | + Loop 1.1  |  1536|  1536|         6|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s = alloca i32"   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "store i32 0, i32* %s"   --->   Operation 10 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %.loopexit" [polyvec.c:308]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_22, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:308]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.34ns)   --->   "%i_22 = add i3 %i, 1" [polyvec.c:308]   --->   Operation 15 'add' 'i_22' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader.preheader" [polyvec.c:308]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_566 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:308]   --->   Operation 17 'bitconcatenate' 'tmp_566' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_571_cast = zext i11 %tmp_566 to i12" [polyvec.c:309]   --->   Operation 18 'zext' 'tmp_571_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:309]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%s_load = load i32* %s" [polyvec.c:314]   --->   Operation 20 'load' 's_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %s_load" [polyvec.c:314]   --->   Operation 21 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.34ns)   --->   "%tmp_s = icmp eq i9 %j, -256" [polyvec.c:309]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 24 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%j_1 = add i9 %j, 1" [polyvec.c:309]   --->   Operation 25 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.loopexit, label %1" [polyvec.c:309]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i9 %j to i12" [polyvec.c:310]   --->   Operation 27 'zext' 'tmp_27_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "%tmp_567 = add i12 %tmp_27_cast, %tmp_571_cast" [polyvec.c:310]   --->   Operation 28 'add' 'tmp_567' <Predicate = (!tmp_s)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_572_cast = zext i12 %tmp_567 to i64" [polyvec.c:310]   --->   Operation 29 'zext' 'tmp_572_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [1280 x i32]* %u_vec_coeffs, i64 0, i64 %tmp_572_cast" [polyvec.c:310]   --->   Operation 30 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_572_cast" [polyvec.c:310]   --->   Operation 31 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 32 'load' 'u_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 33 'load' 'v_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.73>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 35 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t = trunc i32 %u_vec_coeffs_load to i19" [polyvec.c:310]   --->   Operation 36 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 37 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%t_cast = zext i19 %t to i24" [rounding.c:47->rounding.c:79->polyvec.c:310]   --->   Operation 38 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_568 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %u_vec_coeffs_load, i32 19, i32 31)" [polyvec.c:310]   --->   Operation 39 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_568, i9 0)" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 40 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i22 %tmp_i_i to i23" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 41 'zext' 'tmp_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.96ns)   --->   "%tmp1 = add i23 -261889, %tmp_i_i_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 42 'add' 'tmp1' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i23 %tmp1 to i24" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 43 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.98ns)   --->   "%t_8 = add i24 %tmp1_cast, %t_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 44 'add' 't_8' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_8, i32 23)" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 45 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_285_i_i_cast_cas = select i1 %tmp_569, i24 523776, i24 0" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 46 'select' 'tmp_285_i_i_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_9 = add i24 %tmp_285_i_i_cast_cas, %t_8" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 47 'add' 't_9' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_571 = trunc i32 %v_vec_coeffs_load to i23" [polyvec.c:310]   --->   Operation 48 'trunc' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_572 = trunc i32 %u_vec_coeffs_load to i23" [polyvec.c:310]   --->   Operation 49 'trunc' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.18ns)   --->   "%a_assign_4 = add i32 %u_vec_coeffs_load, %v_vec_coeffs_load" [rounding.c:79->polyvec.c:310]   --->   Operation 50 'add' 'a_assign_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.98ns)   --->   "%t_10 = add i23 %tmp_571, %tmp_572" [reduce.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 51 'add' 't_10' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_573 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %a_assign_4, i32 23, i32 31)" [reduce.c:40->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 52 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%t_12_cast = sext i24 %t_9 to i32" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 53 'sext' 't_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i_i = add i32 261887, %u_vec_coeffs_load" [rounding.c:51->rounding.c:79->polyvec.c:310]   --->   Operation 54 'add' 't_1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%a_assign_2 = sub i32 %t_1_i_i, %t_12_cast" [rounding.c:52->rounding.c:79->polyvec.c:310]   --->   Operation 55 'sub' 'a_assign_2' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (2.18ns)   --->   "%u = add i32 -1, %a_assign_2" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 56 'add' 'u' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node a_assign_3)   --->   "%tmp_286_i_i_cast = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_2, i32 19, i32 22)" [rounding.c:79->polyvec.c:310]   --->   Operation 57 'partselect' 'tmp_286_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node a_assign_3)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 58 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node a_assign_3)   --->   "%tmp2 = xor i1 %tmp_570, true" [rounding.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 59 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node a_assign_3)   --->   "%tmp2_cast = zext i1 %tmp2 to i4" [rounding.c:79->polyvec.c:310]   --->   Operation 60 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.49ns) (out node of the LUT)   --->   "%a_assign_3 = add i4 %tmp2_cast, %tmp_286_i_i_cast" [rounding.c:79->polyvec.c:310]   --->   Operation 61 'add' 'a_assign_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%t_13_cast = zext i23 %t_10 to i24" [reduce.c:39->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 62 'zext' 't_13_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%a_assign_5_cast = zext i9 %tmp_573 to i24" [reduce.c:40->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 63 'zext' 'a_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %tmp_573, i13 0)" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 64 'bitconcatenate' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = zext i22 %tmp_i_i_i to i24" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 65 'zext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.98ns)   --->   "%tmp_42_i_i_i = sub i24 %t_13_cast, %a_assign_5_cast" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 66 'sub' 'tmp_42_i_i_i' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i24 -8380417, %tmp_42_i_i_i" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 67 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.51ns) (root node of TernaryAdder)   --->   "%a_assign_6 = add i24 %tmp3, %tmp_i_i_i_cast" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 68 'add' 'a_assign_6' <Predicate = true> <Delay = 3.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %a_assign_6, i32 23)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 69 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%tmp_575 = trunc i24 %a_assign_6 to i19" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 70 'trunc' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%tmp_31_cast = select i1 %tmp_574, i19 -8191, i19 0" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 71 'select' 'tmp_31_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.90ns) (out node of the LUT)   --->   "%t_11 = add i19 %tmp_575, %tmp_31_cast" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 72 'add' 't_11' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.97>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node a_assign_7)   --->   "%a_assign_7_cast7 = sext i24 %a_assign_6 to i25" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 73 'sext' 'a_assign_7_cast7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node a_assign_7)   --->   "%tmp_i7_i_cast_cast = select i1 %tmp_574, i25 8380417, i25 0" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 74 'select' 'tmp_i7_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (2.01ns) (out node of the LUT)   --->   "%a_assign_7 = add i25 %tmp_i7_i_cast_cast, %a_assign_7_cast7" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 75 'add' 'a_assign_7' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%t_15_cast = zext i19 %t_11 to i24" [rounding.c:47->rounding.c:79->polyvec.c:310]   --->   Operation 76 'zext' 't_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_576 = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %a_assign_7, i32 19, i32 24)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 77 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_577 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i9(i6 %tmp_576, i9 0)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 78 'bitconcatenate' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i10_i = sext i15 %tmp_577 to i22" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 79 'sext' 'tmp_i10_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_i10_i_cast = zext i22 %tmp_i10_i to i23" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 80 'zext' 'tmp_i10_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.96ns)   --->   "%tmp4 = add i23 -261889, %tmp_i10_i_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 81 'add' 'tmp4' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i23 %tmp4 to i24" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 82 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.98ns)   --->   "%t_12 = add i24 %tmp4_cast, %t_15_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 83 'add' 't_12' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_12, i32 23)" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 84 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%tmp_285_i15_i_cast_c = select i1 %tmp_578, i24 523776, i24 0" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 85 'select' 'tmp_285_i15_i_cast_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_13 = add i24 %tmp_285_i15_i_cast_c, %t_12" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 86 'add' 't_13' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.27>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%t_17_cast = sext i24 %t_13 to i25" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 87 'sext' 't_17_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i17_i = add i25 261887, %a_assign_7" [rounding.c:51->rounding.c:79->polyvec.c:310]   --->   Operation 88 'add' 't_1_i17_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%a_assign_8 = sub i25 %t_1_i17_i, %t_17_cast" [rounding.c:52->rounding.c:79->polyvec.c:310]   --->   Operation 89 'sub' 'a_assign_8' <Predicate = true> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.03ns)   --->   "%u_1 = add i25 -1, %a_assign_8" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 90 'add' 'u_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp_286_i20_i_cast = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %a_assign_8, i32 19, i32 22)" [rounding.c:79->polyvec.c:310]   --->   Operation 91 'partselect' 'tmp_286_i20_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %u_1, i32 24)" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 92 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp5 = xor i1 %tmp_579, true" [rounding.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 93 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp5_cast = zext i1 %tmp5 to i4" [rounding.c:79->polyvec.c:310]   --->   Operation 94 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.49ns) (out node of the LUT)   --->   "%a_assign_s = add i4 %tmp5_cast, %tmp_286_i20_i_cast" [rounding.c:79->polyvec.c:310]   --->   Operation 95 'add' 'a_assign_s' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.21ns)   --->   "%tmp_221_i = icmp ne i4 %a_assign_3, %a_assign_s" [rounding.c:79->polyvec.c:310]   --->   Operation 96 'icmp' 'tmp_221_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.53>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%s_load_1 = load i32* %s" [polyvec.c:311]   --->   Operation 97 'load' 's_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_572_cast" [polyvec.c:310]   --->   Operation 98 'getelementptr' 'h_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_222_i = zext i1 %tmp_221_i to i32" [rounding.c:79->polyvec.c:310]   --->   Operation 99 'zext' 'tmp_222_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.77ns)   --->   "store i1 %tmp_221_i, i1* %h_vec_coeffs_addr, align 1" [polyvec.c:310]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_8 : Operation 101 [1/1] (2.18ns)   --->   "%s_1 = add i32 %tmp_222_i, %s_load_1" [polyvec.c:311]   --->   Operation 101 'add' 's_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.35ns)   --->   "store i32 %s_1, i32* %s" [polyvec.c:311]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:309]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('s') [4]  (0 ns)
	'store' operation of constant 0 on local variable 's' [5]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', polyvec.c:309) [18]  (1.35 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', polyvec.c:309) [18]  (0 ns)
	'add' operation ('tmp_567', polyvec.c:310) [26]  (1.76 ns)
	'getelementptr' operation ('u_vec_coeffs_addr', polyvec.c:310) [29]  (0 ns)
	'load' operation ('a', polyvec.c:310) on array 'u_vec_coeffs' [31]  (2.77 ns)

 <State 4>: 8.74ns
The critical path consists of the following:
	'load' operation ('a', polyvec.c:310) on array 'u_vec_coeffs' [31]  (2.77 ns)
	'add' operation ('tmp1', rounding.c:49->rounding.c:79->polyvec.c:310) [38]  (1.97 ns)
	'add' operation ('t', rounding.c:49->rounding.c:79->polyvec.c:310) [40]  (1.99 ns)
	'add' operation ('t', rounding.c:50->rounding.c:79->polyvec.c:310) [43]  (2.01 ns)

 <State 5>: 7.41ns
The critical path consists of the following:
	'sub' operation ('tmp_42_i_i_i', reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310) [62]  (1.99 ns)
	'add' operation ('tmp3', reduce.c:57->rounding.c:79->polyvec.c:310) [63]  (0 ns)
	'add' operation ('a', reduce.c:57->rounding.c:79->polyvec.c:310) [64]  (3.52 ns)
	'add' operation ('t', reduce.c:58->rounding.c:79->polyvec.c:310) [71]  (1.9 ns)

 <State 6>: 7.98ns
The critical path consists of the following:
	'add' operation ('a', reduce.c:58->rounding.c:79->polyvec.c:310) [70]  (2.01 ns)
	'add' operation ('tmp4', rounding.c:49->rounding.c:79->polyvec.c:310) [77]  (1.97 ns)
	'add' operation ('t', rounding.c:49->rounding.c:79->polyvec.c:310) [79]  (1.99 ns)
	'add' operation ('t', rounding.c:50->rounding.c:79->polyvec.c:310) [82]  (2.01 ns)

 <State 7>: 8.27ns
The critical path consists of the following:
	'sub' operation ('a', rounding.c:52->rounding.c:79->polyvec.c:310) [85]  (3.54 ns)
	'add' operation ('u', rounding.c:55->rounding.c:79->polyvec.c:310) [86]  (2.03 ns)
	'xor' operation ('tmp5', rounding.c:58->rounding.c:79->polyvec.c:310) [89]  (0 ns)
	'add' operation ('a_assign_s', rounding.c:79->polyvec.c:310) [91]  (1.49 ns)
	'icmp' operation ('tmp_221_i', rounding.c:79->polyvec.c:310) [92]  (1.21 ns)

 <State 8>: 3.53ns
The critical path consists of the following:
	'load' operation ('s_load_1', polyvec.c:311) on local variable 's' [24]  (0 ns)
	'add' operation ('s', polyvec.c:311) [95]  (2.18 ns)
	'store' operation (polyvec.c:311) of variable 's', polyvec.c:311 on local variable 's' [96]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
