Timing Analyzer report for correlation_signal
Tue Oct 08 15:44:25 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'fsmc_cs'
 13. Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'arm_write_ram:U2|wr_clk'
 15. Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'clk'
 18. Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'clk'
 22. Slow 1200mV 85C Model Hold: 'arm_write_ram:U2|wr_clk'
 23. Slow 1200mV 85C Model Hold: 'fsmc_cs'
 24. Slow 1200mV 85C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'fsmc_cs'
 36. Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'arm_write_ram:U2|wr_clk'
 38. Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'clk'
 41. Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'clk'
 45. Slow 1200mV 0C Model Hold: 'arm_write_ram:U2|wr_clk'
 46. Slow 1200mV 0C Model Hold: 'fsmc_cs'
 47. Slow 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Slow 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'fsmc_cs'
 58. Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV 0C Model Setup: 'arm_write_ram:U2|wr_clk'
 60. Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'clk'
 63. Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'clk'
 67. Fast 1200mV 0C Model Hold: 'arm_write_ram:U2|wr_clk'
 68. Fast 1200mV 0C Model Hold: 'fsmc_cs'
 69. Fast 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 71. Fast 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; correlation_signal                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F23C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; arm_write_ram:U2|wr_clk                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { arm_write_ram:U2|wr_clk }                                  ;
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; fsmc_cs                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { fsmc_cs }                                                  ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 88.94 MHz  ; 88.94 MHz       ; fsmc_cs                                                  ;                                                ;
; 125.9 MHz  ; 125.9 MHz       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 136.97 MHz ; 136.97 MHz      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 180.64 MHz ; 180.64 MHz      ; clk                                                      ;                                                ;
; 874.89 MHz ; 402.09 MHz      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -5.194 ; -154.695      ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; -3.321 ; -5.065        ;
; arm_write_ram:U2|wr_clk                                  ; -2.079 ; -6.236        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.880 ; -0.880        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.857  ; 0.000         ;
; clk                                                      ; 14.464 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.407 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.437 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.643 ; 0.000         ;
; clk                                                      ; 0.744 ; 0.000         ;
; arm_write_ram:U2|wr_clk                                  ; 1.650 ; 0.000         ;
; fsmc_cs                                                  ; 1.846 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.625 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.626 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.979 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.424 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -3.201 ; -178.828      ;
; arm_write_ram:U2|wr_clk                                  ; -3.201 ; -9.603        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.700  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.676  ; 0.000         ;
; clk                                                      ; 9.767  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.678 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -5.194 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.757      ; 11.999     ;
; -5.194 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.757      ; 11.999     ;
; -5.151 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.437      ; 11.589     ;
; -5.122 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.757      ; 11.427     ;
; -5.122 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.757      ; 11.427     ;
; -5.011 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.437      ; 10.949     ;
; -4.489 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 5.249      ; 10.196     ;
; -4.489 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 5.249      ; 10.196     ;
; -4.446 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.929      ; 9.786      ;
; -4.431 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.241      ; 5.720      ;
; -4.431 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.241      ; 5.720      ;
; -4.280 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.943      ; 9.681      ;
; -4.014 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.943      ; 9.415      ;
; -3.722 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.623      ; 8.756      ;
; -3.500 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.242      ; 4.790      ;
; -3.500 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.242      ; 4.790      ;
; -3.433 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.451      ; 9.432      ;
; -3.433 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.451      ; 9.432      ;
; -3.431 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.451      ; 9.930      ;
; -3.431 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.451      ; 9.930      ;
; -3.212 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.131      ; 8.844      ;
; -3.139 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.131      ; 9.271      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.051     ; 3.476      ;
; -1.812 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.186      ; 7.546      ;
; -1.605 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.186      ; 7.839      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.321 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.027      ; 3.789      ;
; -2.879 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.027      ; 3.847      ;
; -1.744 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.028      ; 2.213      ;
; -1.281 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.028      ; 2.250      ;
; 6.389  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.197     ; 3.415      ;
; 6.389  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.count_state        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.197     ; 3.415      ;
; 6.389  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.10                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.197     ; 3.415      ;
; 6.407  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[0]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 3.404      ;
; 6.407  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[1]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 3.404      ;
; 6.407  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[2]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 3.404      ;
; 6.407  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[3]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 3.404      ;
; 12.057 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.866      ;
; 12.087 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.836      ;
; 12.095 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.828      ;
; 12.125 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.798      ;
; 12.203 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.720      ;
; 12.233 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.690      ;
; 12.241 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.682      ;
; 12.265 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.658      ;
; 12.265 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.658      ;
; 12.271 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.652      ;
; 12.334 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.589      ;
; 12.334 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.589      ;
; 12.349 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.574      ;
; 12.364 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.559      ;
; 12.379 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.544      ;
; 12.387 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.536      ;
; 12.394 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.529      ;
; 12.417 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.506      ;
; 12.434 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.489      ;
; 12.434 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.489      ;
; 12.495 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.428      ;
; 12.510 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.413      ;
; 12.517 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.406      ;
; 12.518 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.405      ;
; 12.519 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.404      ;
; 12.519 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.404      ;
; 12.525 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.398      ;
; 12.533 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.390      ;
; 12.540 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.383      ;
; 12.546 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.377      ;
; 12.546 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.377      ;
; 12.563 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.360      ;
; 12.564 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.359      ;
; 12.564 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.359      ;
; 12.566 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.357      ;
; 12.567 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.356      ;
; 12.580 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.343      ;
; 12.580 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.343      ;
; 12.580 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.343      ;
; 12.580 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.343      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.592 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.318      ;
; 12.641 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[16] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.282      ;
; 12.649 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.274      ;
; 12.649 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.274      ;
; 12.649 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.274      ;
; 12.649 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.274      ;
; 12.656 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.267      ;
; 12.671 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.252      ;
; 12.679 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[16] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.244      ;
; 12.686 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.237      ;
; 12.686 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.237      ;
; 12.687 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.236      ;
; 12.688 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.235      ;
; 12.688 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.235      ;
; 12.709 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.214      ;
; 12.717 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.206      ;
; 12.717 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.206      ;
; 12.735 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[3] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.188      ;
; 12.744 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.179      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.746 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 7.164      ;
; 12.749 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.174      ;
; 12.749 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.174      ;
; 12.749 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.174      ;
; 12.749 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.174      ;
; 12.765 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[3] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.158      ;
; 12.774 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.149      ;
; 12.787 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[14] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.136      ;
; 12.798 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.125      ;
; 12.799 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.124      ;
; 12.800 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.123      ;
; 12.800 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 7.123      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                              ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -2.079 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.553      ; 6.170      ;
; -2.079 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.553      ; 6.170      ;
; -2.078 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.560      ; 6.176      ;
; -1.485 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.553      ; 6.076      ;
; -1.485 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.553      ; 6.076      ;
; -1.483 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.560      ; 6.081      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.880 ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.085     ; 1.096      ;
; -0.337 ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.085     ; 1.053      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[95]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[94]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[93]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[92]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[91]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[90]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[89]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.036  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[88]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.774      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[23]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[22]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[21]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[20]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[19]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[18]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[17]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.060  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[16]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.750      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[110]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[108]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[111]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[107]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[106]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.099  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[104]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.707      ;
; 6.105  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.READ  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.305      ; 4.201      ;
; 6.105  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.IDLE  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.305      ; 4.201      ;
; 6.105  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.delay ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.305      ; 4.201      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[31]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[30]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[29]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[28]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[27]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[26]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[25]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.137  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[24]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.675      ;
; 6.341  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|i           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 3.461      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[116]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[115]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[119]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[112]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[114]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[118]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[117]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.376  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[113]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.429      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[109]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[102]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[101]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[100]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[99]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.413  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[96]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.393      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[87]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[86]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[85]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[84]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[83]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[82]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[81]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.421  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[80]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.389      ;
; 6.444  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[105]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.362      ;
; 6.444  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[103]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.362      ;
; 6.444  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[98]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.362      ;
; 6.444  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[97]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 3.362      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[55]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[54]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[53]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[52]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[51]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[50]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[49]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[48]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.358      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[39]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[38]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[37]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[36]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[35]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[34]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[33]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.468  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[32]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.337      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[1]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[2]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[3]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[4]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[6]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.481  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[12]                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 3.322      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[63]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[62]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[61]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[60]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[59]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[58]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[57]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.516  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[56]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.296      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[5]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[4]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[0]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[1]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[2]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[3]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.529  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[6]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.283      ;
; 6.539  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[64]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.271      ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.857 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.065      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.464 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.455      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.475 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.444      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.675 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.244      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.808 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.082     ; 5.111      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 14.999 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.923      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.010 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.912      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.074 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.848      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.210 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.712      ;
; 15.295 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.627      ;
; 15.295 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.627      ;
; 15.295 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.627      ;
; 15.295 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.079     ; 4.627      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.407 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.139      ;
; 0.415 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.147      ;
; 0.415 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.147      ;
; 0.422 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_address_reg0                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.147      ;
; 0.435 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~porta_address_reg0                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.188      ;
; 0.441 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.173      ;
; 0.445 ; arm_read_ram_return3:U3|write_data[14]                                                                                                                            ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.177      ;
; 0.446 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~porta_address_reg0                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 1.169      ;
; 0.455 ; channel_polling:U8|channel_number[0]                                                                                                                              ; channel_polling:U8|channel_number[0]                                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; channel_polling:U8|rdreq1                                                                                                                                         ; channel_polling:U8|rdreq1                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; channel_polling:U8|state.read2                                                                                                                                    ; channel_polling:U8|state.read2                                                                                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                           ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_1_time                                                                                   ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_1_time                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                               ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                             ; arm_read_ram_return3:U3|write_data[0]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[4]                                                                                                                             ; arm_read_ram_return3:U3|write_data[4]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[6]                                                                                                                             ; arm_read_ram_return3:U3|write_data[6]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[10]                                                                                                                            ; arm_read_ram_return3:U3|write_data[10]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|write_data[14]                                                                                                                            ; arm_read_ram_return3:U3|write_data[14]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|count[1]                                                                                                                                  ; arm_read_ram_return3:U3|count[1]                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|state.idle                                                                                                                                ; arm_read_ram_return3:U3|state.idle                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_ram_return3:U3|count[0]                                                                                                                                  ; arm_read_ram_return3:U3|count[0]                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|delay[1]                                                                                                                                         ; arm_write_ram:U2|delay[1]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|delay[2]                                                                                                                                         ; arm_write_ram:U2|delay[2]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read7                                                                                                                                      ; arm_write_ram:U2|state.read7                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read6                                                                                                                                      ; arm_write_ram:U2|state.read6                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read5                                                                                                                                      ; arm_write_ram:U2|state.read5                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read4                                                                                                                                      ; arm_write_ram:U2|state.read4                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read3                                                                                                                                      ; arm_write_ram:U2|state.read3                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read2                                                                                                                                      ; arm_write_ram:U2|state.read2                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read1                                                                                                                                      ; arm_write_ram:U2|state.read1                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_write_ram:U2|state.read0                                                                                                                                      ; arm_write_ram:U2|state.read0                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|read_ram1_acq                                                                                                                           ; arm_read_pingpang_ram:U10|read_ram1_acq                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                           ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|state1.write2                                                                                                                           ; arm_read_pingpang_ram:U10|state1.write2                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                           ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|count[7]                                                                                                                                ; arm_read_pingpang_ram:U10|count[7]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|count[8]                                                                                                                                ; arm_read_pingpang_ram:U10|count[8]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; arm_read_pingpang_ram:U10|count[6]                                                                                                                                ; arm_read_pingpang_ram:U10|count[6]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.437 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.746      ;
; 0.453 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 1.178      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; ccd_drive:U6|M                                                                                                                                                                         ; ccd_drive:U6|M                                                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ccd_drive:U6|key_scan                                                                                                                                                                  ; ccd_drive:U6|key_scan                                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; ccd_drive:U6|SH                                                                                                                                                                        ; ccd_drive:U6|SH                                                                                                                                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.746      ;
; 0.467 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.758      ;
; 0.480 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 1.205      ;
; 0.485 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.794      ;
; 0.485 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 1.210      ;
; 0.487 ; arm_read_pingpang_ram:U10|state2.idle                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.778      ;
; 0.492 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[4]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a7~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.220      ;
; 0.503 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[9]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[9]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[3]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[4]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[1]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[7]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[7]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.225      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[10]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[10]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[8]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[8]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[15]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.506 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[12]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[12]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[2]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[0]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.796      ;
; 0.507 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[11]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[11]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.797      ;
; 0.509 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[12]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.801      ;
; 0.513 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.465      ; 1.232      ;
; 0.513 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.804      ;
; 0.514 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.804      ;
; 0.521 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|fpga_to_arm                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.812      ;
; 0.523 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.465      ; 1.242      ;
; 0.524 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.815      ;
; 0.524 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 1.249      ;
; 0.527 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.818      ;
; 0.528 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[9]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.535 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.826      ;
; 0.544 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.264      ;
; 0.552 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.843      ;
; 0.556 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.847      ;
; 0.566 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.286      ;
; 0.612 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a9~porta_datain_reg0     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.507      ; 1.373      ;
; 0.627 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.918      ;
; 0.630 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.921      ;
; 0.648 ; arm_read_pingpang_ram:U10|cs_reg2                                                                                                                                                      ; arm_read_pingpang_ram:U10|cs_raise                                                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.939      ;
; 0.653 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.944      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.643 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.744 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.040      ;
; 0.751 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.042      ;
; 0.767 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.059      ;
; 0.772 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.063      ;
; 1.068 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.390      ;
; 1.087 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.409      ;
; 1.099 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.390      ;
; 1.099 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.390      ;
; 1.100 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.401      ;
; 1.112 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.403      ;
; 1.118 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.121 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.412      ;
; 1.128 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.420      ;
; 1.137 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.428      ;
; 1.199 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.521      ;
; 1.208 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.530      ;
; 1.208 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.530      ;
; 1.218 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.540      ;
; 1.227 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.549      ;
; 1.227 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.110      ; 1.549      ;
; 1.230 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.521      ;
; 1.230 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.521      ;
; 1.231 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.522      ;
; 1.231 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.522      ;
; 1.232 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.523      ;
; 1.233 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.524      ;
; 1.234 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.525      ;
; 1.239 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.530      ;
; 1.240 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.531      ;
; 1.240 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.531      ;
; 1.241 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.533      ;
; 1.249 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.541      ;
; 1.252 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.543      ;
; 1.258 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.550      ;
; 1.268 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.559      ;
; 1.277 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.568      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                              ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1.650 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.713      ; 5.647      ;
; 1.653 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.706      ; 5.643      ;
; 1.653 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.706      ; 5.643      ;
; 2.336 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.713      ; 5.833      ;
; 2.337 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.706      ; 5.827      ;
; 2.337 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.706      ; 5.827      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.846 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.381      ; 7.481      ;
; 2.062 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.381      ; 7.217      ;
; 2.629 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.961      ; 8.424      ;
; 2.807 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.643      ; 8.284      ;
; 2.807 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.643      ; 8.284      ;
; 2.897 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.328      ; 8.017      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.100 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.039      ; 3.350      ;
; 3.146 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.961      ; 8.941      ;
; 3.282 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.647      ; 8.721      ;
; 3.349 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.658      ; 8.781      ;
; 3.349 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.658      ; 8.781      ;
; 3.369 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.343      ; 8.924      ;
; 3.439 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.343      ; 8.514      ;
; 3.442 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.658      ; 9.354      ;
; 3.442 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.658      ; 9.354      ;
; 3.487 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.393      ; 4.134      ;
; 3.487 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.393      ; 4.134      ;
; 4.249 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.393      ; 4.896      ;
; 4.249 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.393      ; 4.896      ;
; 5.005 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.976      ; 10.755     ;
; 5.044 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.976      ; 10.794     ;
; 5.141 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.662      ; 10.535     ;
; 5.195 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.976      ; 11.425     ;
; 5.195 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.976      ; 11.425     ;
; 5.276 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.662      ; 11.150     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[1]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.173      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[2]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.173      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[0]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.173      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|wr_ram_flag                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.173      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[3]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[4]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[5]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[6]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[7]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[7]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[6]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[5]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[4]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[3]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[2]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[1]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.170      ;
; 4.625 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[0]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.173      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.idle                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read1                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read2                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read3                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read4                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read5                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read6                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read7                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.reco                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|para_confi_acq_flag                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|para_cofi_flag                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|para_cofi_flag_reg                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[6]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[6]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[4]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[4]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[4]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[5]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[5]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[5]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[7]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[7]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[7]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[3]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[3]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[3]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[2]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[2]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[2]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[1]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[1]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.168      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[1]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[0]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[1]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[2]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[3]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[4]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[5]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[6]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[7]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|rdreq_1                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_2_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_1_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdfull         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|fifo_full_ch_1                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[15]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[0]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[14]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[14]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[5]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[2]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[3]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[4]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[1]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[10]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 5.175      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|contin_mode_open_reg                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|fifo_full1_out                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[0]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[0]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[0]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|rdreq1                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.170      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[3]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 5.164      ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                            ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.626 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 5.174      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.177      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.638 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.178      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 5.174      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.177      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan_r                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.176      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[13]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[12]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[14]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[15]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[17]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[18]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[19]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.172      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg2                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_raise                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[2]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[3]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[7]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[8]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[9]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|addr_count                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.delay                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.175      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[12]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[3]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|signal                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.177      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[3]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.163      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[0]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 5.163      ;
; 4.639 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.198     ; 5.164      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                             ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.979 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 4.863      ;
; 4.435 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|normal_signal_reg     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 4.849      ;
; 4.435 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 4.859      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[3]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.844      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.863      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.863      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.863      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.863      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.864      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|M                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 4.867      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|SH                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.846      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 4.865      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.866      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[13]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[12]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[14]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[15]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[17]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[18]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[19]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 4.860      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.864      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.864      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.864      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.864      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.864      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|signal                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.866      ;
; 4.439 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|ICG                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 4.866      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan_r                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg2                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_raise                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|addr_count                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.delay                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.idle                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.read                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
; 4.440 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|fpga_to_arm                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 4.865      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[15] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[13] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[6]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[5]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[7]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[3]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[1]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[10] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[11] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[9]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.424 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[12] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.864      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[0]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[1]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[2]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state1.write_ram12_addr0                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state1.prepare                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[8]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state1.write2                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|read_ram1_acq                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|data_out[1]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|data_out[2]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|data_out[4]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|data_out[12]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[15]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[15]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[12]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[12]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[11]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[11]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[8]                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[8]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[7]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[4]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[3]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_en                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[0]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[15]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[12]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[7]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.849      ;
; 4.436 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_en                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 4.850      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read0                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read1                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read2                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read3                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read4                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read5                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read6                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read7                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|para_cofi_flag_reg                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[4]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[5]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[7]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[3]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[2]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[1]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[1]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[0]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|rdreq1                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.856      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[3]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[4]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[5]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[6]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|count[7]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 4.849      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state1.write1                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.850      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|read_ram2_acq                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.850      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|data_spend_flag                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.850      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[15]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[31]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[14]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[29]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[13]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[12]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[11]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[10]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[9]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[8]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 4.853      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[7]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[6]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[5]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[4]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.854      ;
; 4.437 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 4.857      ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.624 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 97.58 MHz  ; 97.58 MHz       ; fsmc_cs                                                  ;                                                ;
; 137.29 MHz ; 137.29 MHz      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 147.91 MHz ; 147.91 MHz      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 194.06 MHz ; 194.06 MHz      ; clk                                                      ;                                                ;
; 968.05 MHz ; 402.09 MHz      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -5.074 ; -138.309      ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; -2.858 ; -4.282        ;
; arm_write_ram:U2|wr_clk                                  ; -1.954 ; -5.775        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.665 ; -0.665        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.967  ; 0.000         ;
; clk                                                      ; 14.847 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.371 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.386 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.600 ; 0.000         ;
; clk                                                      ; 0.691 ; 0.000         ;
; arm_write_ram:U2|wr_clk                                  ; 1.624 ; 0.000         ;
; fsmc_cs                                                  ; 1.909 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.095 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.095 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.607 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.022 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -3.201 ; -178.828      ;
; arm_write_ram:U2|wr_clk                                  ; -3.201 ; -9.603        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.647  ; 0.000         ;
; clk                                                      ; 9.753  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.645 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -5.074 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.263      ; 11.376     ;
; -5.054 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 5.263      ; 11.356     ;
; -5.027 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 4.980      ; 11.009     ;
; -4.625 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.675      ; 9.749      ;
; -4.624 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.263      ; 10.426     ;
; -4.624 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 5.263      ; 10.426     ;
; -4.605 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.675      ; 9.729      ;
; -4.578 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.392      ; 9.382      ;
; -4.535 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 4.980      ; 10.017     ;
; -4.468 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.409      ; 9.326      ;
; -4.149 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.213      ; 5.401      ;
; -4.149 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.213      ; 5.401      ;
; -4.032 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.409      ; 8.890      ;
; -3.757 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 4.126      ; 8.295      ;
; -3.349 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 4.997      ; 9.385      ;
; -3.349 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 4.997      ; 9.385      ;
; -3.237 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.212      ; 4.488      ;
; -3.237 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.212      ; 4.488      ;
; -3.074 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 4.714      ; 8.790      ;
; -3.037 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 4.997      ; 8.573      ;
; -3.037 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 4.997      ; 8.573      ;
; -2.847 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 4.714      ; 8.063      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.042     ; 3.157      ;
; -1.697 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 4.729      ; 6.965      ;
; -1.600 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 4.729      ; 7.368      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.858 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.164      ; 3.464      ;
; -2.548 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.164      ; 3.654      ;
; -1.424 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.168      ; 2.034      ;
; -1.031 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.168      ; 2.141      ;
; 6.622  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.208      ;
; 6.622  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.count_state        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.208      ;
; 6.622  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.10                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.208      ;
; 6.645  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[0]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 3.190      ;
; 6.645  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[1]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 3.190      ;
; 6.645  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[2]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 3.190      ;
; 6.645  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[3]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 3.190      ;
; 12.716 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.219      ;
; 12.755 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.180      ;
; 12.819 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.116      ;
; 12.834 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 7.100      ;
; 12.834 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 7.100      ;
; 12.842 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.093      ;
; 12.858 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.077      ;
; 12.870 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 7.061      ;
; 12.870 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 7.061      ;
; 12.881 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 7.054      ;
; 12.945 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.990      ;
; 12.968 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.967      ;
; 12.984 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.951      ;
; 12.987 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.947      ;
; 12.987 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.947      ;
; 13.007 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.928      ;
; 13.021 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.914      ;
; 13.060 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.875      ;
; 13.067 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.867      ;
; 13.067 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.867      ;
; 13.069 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.865      ;
; 13.069 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.865      ;
; 13.071 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.864      ;
; 13.084 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.847      ;
; 13.084 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.847      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.833      ;
; 13.087 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.844      ;
; 13.088 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.843      ;
; 13.089 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.842      ;
; 13.090 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.841      ;
; 13.094 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.841      ;
; 13.110 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.825      ;
; 13.130 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.805      ;
; 13.130 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.805      ;
; 13.130 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.805      ;
; 13.130 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.805      ;
; 13.133 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.802      ;
; 13.134 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 6.798      ;
; 13.134 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 6.798      ;
; 13.134 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 6.798      ;
; 13.134 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 6.798      ;
; 13.147 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.788      ;
; 13.186 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.749      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.191 ; ccd_drive:U6|L[4]                                                              ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.729      ;
; 13.197 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.738      ;
; 13.220 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.714      ;
; 13.220 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.714      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.700      ;
; 13.220 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[16] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.715      ;
; 13.222 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.712      ;
; 13.222 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.712      ;
; 13.230 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.701      ;
; 13.230 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 6.701      ;
; 13.236 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.699      ;
; 13.259 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.676      ;
; 13.273 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.662      ;
; 13.281 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.654      ;
; 13.300 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.635      ;
; 13.300 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.635      ;
; 13.300 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.635      ;
; 13.300 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 6.635      ;
; 13.312 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.622      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                               ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -1.954 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.256      ; 5.739      ;
; -1.911 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.261      ; 5.701      ;
; -1.910 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 3.256      ; 5.695      ;
; -1.374 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.256      ; 5.659      ;
; -1.374 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.256      ; 5.659      ;
; -1.373 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 3.261      ; 5.663      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.665 ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.058      ; 1.030      ;
; -0.143 ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.058      ; 1.008      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[95]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[94]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[93]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[92]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[91]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[90]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[89]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.240  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[88]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.596      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[23]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[22]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[21]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[20]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[19]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[18]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[17]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.272  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[16]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.563      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[110]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[108]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[111]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[107]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[106]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.311  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[104]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[31]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[30]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[29]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[28]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[27]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[26]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[25]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.325  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[24]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.513      ;
; 6.390  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.READ  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.306      ; 3.918      ;
; 6.390  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.IDLE  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.306      ; 3.918      ;
; 6.390  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.delay ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.306      ; 3.918      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[116]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[115]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[119]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[112]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[114]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[118]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[117]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.567  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[113]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.264      ;
; 6.589  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|i           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.243      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[109]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[102]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[101]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[100]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[99]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.607  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[96]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.225      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[87]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[86]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[85]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[84]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[83]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[82]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[81]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.614  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[80]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.221      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[55]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[54]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[53]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[52]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[51]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[50]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[49]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.634  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[48]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.196      ;
; 6.636  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[105]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.196      ;
; 6.636  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[103]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.196      ;
; 6.636  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[98]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.196      ;
; 6.636  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[97]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 3.196      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[39]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[38]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[37]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[36]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[35]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[34]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[33]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.665  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[32]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.166      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[63]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[62]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[61]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[60]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[59]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[58]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[57]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.709  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[56]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.129      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[64]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[65]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[66]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[67]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[68]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[69]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[70]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[71]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 3.100      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[5]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[4]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[0]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[1]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[2]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
; 6.736  ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|count[3]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.102      ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.967 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 0.965      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.847 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.081      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 14.855 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.074     ; 5.073      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.023 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.905      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.149 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.074     ; 4.779      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.325 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.606      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.333 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.598      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.423 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.508      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.501 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 4.430      ;
; 15.627 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.304      ;
; 15.627 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.304      ;
; 15.627 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.304      ;
; 15.627 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.071     ; 4.304      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.371 ; fsmc_cs                                                                                                                                                           ; arm_read_ram_return3:U3|cs_reg1                                                                                                                                   ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 0.998      ;
; 0.392 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.044      ;
; 0.398 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.050      ;
; 0.399 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.051      ;
; 0.401 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_address_reg0                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.047      ;
; 0.403 ; arm_read_ram_return3:U3|count[1]                                                                                                                                  ; arm_read_ram_return3:U3|count[1]                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_ram_return3:U3|state.idle                                                                                                                                ; arm_read_ram_return3:U3|state.idle                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_ram_return3:U3|count[0]                                                                                                                                  ; arm_read_ram_return3:U3|count[0]                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|delay[1]                                                                                                                                         ; arm_write_ram:U2|delay[1]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|delay[2]                                                                                                                                         ; arm_write_ram:U2|delay[2]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read7                                                                                                                                      ; arm_write_ram:U2|state.read7                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read6                                                                                                                                      ; arm_write_ram:U2|state.read6                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read5                                                                                                                                      ; arm_write_ram:U2|state.read5                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read4                                                                                                                                      ; arm_write_ram:U2|state.read4                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read3                                                                                                                                      ; arm_write_ram:U2|state.read3                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read2                                                                                                                                      ; arm_write_ram:U2|state.read2                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read1                                                                                                                                      ; arm_write_ram:U2|state.read1                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_write_ram:U2|state.read0                                                                                                                                      ; arm_write_ram:U2|state.read0                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|count[7]                                                                                                                                ; arm_read_pingpang_ram:U10|count[7]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|count[6]                                                                                                                                ; arm_read_pingpang_ram:U10|count[6]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|count[3]                                                                                                                                ; arm_read_pingpang_ram:U10|count[3]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|count[4]                                                                                                                                ; arm_read_pingpang_ram:U10|count[4]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|count[5]                                                                                                                                ; arm_read_pingpang_ram:U10|count[5]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                               ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; channel_polling:U8|channel_number[0]                                                                                                                              ; channel_polling:U8|channel_number[0]                                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                             ; arm_read_ram_return3:U3|write_data[0]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; arm_read_ram_return3:U3|write_data[2]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[4]                                                                                                                             ; arm_read_ram_return3:U3|write_data[4]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[6]                                                                                                                             ; arm_read_ram_return3:U3|write_data[6]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; arm_read_ram_return3:U3|write_data[8]                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[10]                                                                                                                            ; arm_read_ram_return3:U3|write_data[10]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; arm_read_ram_return3:U3|write_data[12]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_ram_return3:U3|write_data[14]                                                                                                                            ; arm_read_ram_return3:U3|write_data[14]                                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; channel_polling:U8|rdreq1                                                                                                                                         ; channel_polling:U8|rdreq1                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; channel_polling:U8|state.read2                                                                                                                                    ; channel_polling:U8|state.read2                                                                                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                           ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                      ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                     ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|read_ram1_acq                                                                                                                           ; arm_read_pingpang_ram:U10|read_ram1_acq                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                           ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|state1.write2                                                                                                                           ; arm_read_pingpang_ram:U10|state1.write2                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                           ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; arm_read_pingpang_ram:U10|count[8]                                                                                                                                ; arm_read_pingpang_ram:U10|count[8]                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_deal:U9|wr_ram_flag                                                                                                                                          ; data_deal:U9|wr_ram_flag                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_deal:U9|i[1]                                                                                                                                                 ; data_deal:U9|i[1]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_deal:U9|i[2]                                                                                                                                                 ; data_deal:U9|i[2]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_deal:U9|i[0]                                                                                                                                                 ; data_deal:U9|i[0]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.386 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ccd_drive:U6|M                                                                                                                                                                         ; ccd_drive:U6|M                                                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ccd_drive:U6|SH                                                                                                                                                                        ; ccd_drive:U6|SH                                                                                                                                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ccd_drive:U6|key_scan                                                                                                                                                                  ; ccd_drive:U6|key_scan                                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.684      ;
; 0.429 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.076      ;
; 0.451 ; arm_read_pingpang_ram:U10|state2.idle                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.717      ;
; 0.455 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.738      ;
; 0.458 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.105      ;
; 0.460 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.107      ;
; 0.464 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[4]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a7~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.113      ;
; 0.471 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[1]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[9]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[9]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[3]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[4]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[7]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[7]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[10]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[10]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[8]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[8]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[0]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[15]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.739      ;
; 0.475 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[11]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[11]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[12]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[12]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[2]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.740      ;
; 0.477 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[12]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.743      ;
; 0.479 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|fpga_to_arm                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.121      ;
; 0.480 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.746      ;
; 0.482 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.123      ;
; 0.488 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.754      ;
; 0.492 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.139      ;
; 0.493 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.134      ;
; 0.494 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.497 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.765      ;
; 0.499 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[9]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.765      ;
; 0.515 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.156      ;
; 0.518 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.785      ;
; 0.521 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.788      ;
; 0.532 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.173      ;
; 0.572 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a9~porta_datain_reg0     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.250      ;
; 0.580 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.583 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.603 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; arm_read_pingpang_ram:U10|cs_reg2                                                                                                                                                      ; arm_read_pingpang_ram:U10|cs_raise                                                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.870      ;
; 0.608 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.875      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.600 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.865      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.691 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.965      ;
; 0.713 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.723 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.989      ;
; 0.987 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.280      ;
; 1.003 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.296      ;
; 1.013 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.287      ;
; 1.022 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.288      ;
; 1.029 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.047 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.313      ;
; 1.083 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.376      ;
; 1.108 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.401      ;
; 1.108 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.374      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.402      ;
; 1.109 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.375      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.376      ;
; 1.110 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.403      ;
; 1.112 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.378      ;
; 1.113 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.379      ;
; 1.115 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.381      ;
; 1.116 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.382      ;
; 1.117 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.383      ;
; 1.118 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.384      ;
; 1.119 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.385      ;
; 1.125 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.418      ;
; 1.127 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.420      ;
; 1.136 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.407      ;
; 1.142 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.408      ;
; 1.143 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.409      ;
; 1.151 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.419      ;
; 1.154 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.420      ;
; 1.155 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.421      ;
; 1.169 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.435      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                               ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 1.624 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.400      ; 5.284      ;
; 1.627 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.394      ; 5.281      ;
; 1.627 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 3.394      ; 5.281      ;
; 2.239 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.400      ; 5.399      ;
; 2.240 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.394      ; 5.394      ;
; 2.240 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 3.394      ; 5.394      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.909 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 4.900      ; 7.039      ;
; 2.012 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 4.900      ; 6.662      ;
; 2.678 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.022      ; 7.510      ;
; 2.678 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.022      ; 7.510      ;
; 2.729 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.299      ; 7.838      ;
; 2.756 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 4.748      ; 7.279      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.826 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.029      ; 3.045      ;
; 2.939 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.299      ; 8.048      ;
; 3.048 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 5.024      ; 7.847      ;
; 3.066 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.179      ; 7.995      ;
; 3.066 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.179      ; 7.995      ;
; 3.144 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 4.905      ; 7.764      ;
; 3.144 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.345      ; 3.719      ;
; 3.144 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.345      ; 3.719      ;
; 3.365 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 4.905      ; 8.465      ;
; 3.451 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.179      ; 8.860      ;
; 3.452 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.179      ; 8.861      ;
; 3.833 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.345      ; 4.408      ;
; 3.833 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.345      ; 4.408      ;
; 4.635 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.456      ; 9.841      ;
; 4.658 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.456      ; 9.864      ;
; 4.744 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 5.181      ; 9.640      ;
; 5.145 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.456      ; 10.831     ;
; 5.145 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.456      ; 10.831     ;
; 5.217 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 5.181      ; 10.593     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[1]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.729      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[2]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.729      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[0]                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.729      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|wr_ram_flag                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.729      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[3]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[4]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[5]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[6]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[7]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[7]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[6]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[5]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[4]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[3]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[2]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[1]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.727      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[0]                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.729      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.idle                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.reco                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|para_confi_acq_flag                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_upload_acq_flag                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|count[0]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|count[1]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.idle                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.addr0                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.105 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.addr1                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read1                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read2                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read3                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read4                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read5                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read6                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read7                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|para_cofi_flag                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|para_cofi_flag_reg                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[6]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[6]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[4]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[4]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[4]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[5]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[5]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[5]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[7]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[7]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[7]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[3]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[3]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[3]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[2]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[2]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[2]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[1]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[1]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[1]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 4.728      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[0]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[1]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[2]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[3]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[4]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[5]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[6]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[7]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|rdreq_1                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_2_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_1_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 4.737      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdfull         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|fifo_full_ch_1                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[15]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[0]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[14]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[14]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.735      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[13]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[6]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[5]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[7]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[8]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.725      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[2]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[3]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.726      ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                             ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.095 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 4.731      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.732      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.734      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg2                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_raise                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|addr_count                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.delay                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|signal                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.734      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.idle                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.read                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|fpga_to_arm                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.736      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|M                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.740      ;
; 5.106 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|ICG                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.734      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.733      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan_r                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.732      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[13]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[12]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[14]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[15]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[17]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[18]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[19]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 4.728      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 4.718      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 4.716      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[2]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[3]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[7]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[8]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[9]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.726      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 4.736      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 4.736      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 4.722      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 4.725      ;
; 5.107 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 4.725      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.607 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.597      ; 4.419      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg2                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_raise                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|addr_count                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.delay                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.idle                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.read                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.029 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|fpga_to_arm                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[2]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[3]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[7]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[8]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[9]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 4.419      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 4.419      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[12]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[15]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[3]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 4.419      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 4.419      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.407      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[0]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 4.408      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|M                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 4.422      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 4.415      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|normal_signal_reg     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[3]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 4.406      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[0]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[6]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[5]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[8]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[7]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[10]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[9]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[12]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[11]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 4.408      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 4.417      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 4.418      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[0]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.022 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.420      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[0]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[1]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[2]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[3]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[4]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[5]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[6]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[7]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|rdreq_1                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[15]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[0]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[14]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.030 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[10]                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.idle                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read1                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read2                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read3                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read4                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read5                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read6                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read7                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.reco                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|para_confi_acq_flag                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|para_cofi_flag_reg                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[1]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[1]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_2_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rd_fifo_1_time ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 4.419      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|rdfull         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|fifo_full_ch_1                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[14]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[5]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[2]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[3]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[4]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[1]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|contin_mode_open_reg                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|fifo_full1_out                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_upload_acq_flag                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|count[0]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|count[1]                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.idle                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.addr0                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.addr1                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.410      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|state.read_ram                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[14]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[12]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[8]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_en                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_addr[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state~14                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state~15                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state~16                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state~17                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.408      ;
; 4.031 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|fpga_to_arm                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.417      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|para_cofi_flag                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[6]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[6]                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
; 4.032 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[4]                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 4.411      ;
+-------+----------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.134 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -2.055 ; -25.786       ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.776 ; -2.772        ;
; arm_write_ram:U2|wr_clk                                  ; -1.043 ; -3.129        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.588 ; -0.588        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.506  ; 0.000         ;
; clk                                                      ; 17.608 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.143 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.160 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.254 ; 0.000         ;
; clk                                                      ; 0.297 ; 0.000         ;
; arm_write_ram:U2|wr_clk                                  ; 0.722 ; 0.000         ;
; fsmc_cs                                                  ; 0.778 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 7.523 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.523 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.853 ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.031 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; fsmc_cs                                                  ; -3.000 ; -65.168       ;
; arm_write_ram:U2|wr_clk                                  ; -1.000 ; -3.000        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.788  ; 0.000         ;
; clk                                                      ; 9.445  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.745  ; 0.000         ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.748 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.055 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.960      ; 5.524      ;
; -2.027 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.817      ; 5.331      ;
; -2.024 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.960      ; 5.493      ;
; -1.695 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.643      ; 4.757      ;
; -1.566 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.960      ; 5.535      ;
; -1.524 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.960      ; 5.493      ;
; -1.516 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.803      ; 4.738      ;
; -1.513 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.817      ; 5.317      ;
; -1.488 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.660      ; 4.545      ;
; -1.485 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.803      ; 4.707      ;
; -1.453 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.107      ; 2.569      ;
; -1.453 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.107      ; 2.569      ;
; -1.286 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.800      ; 4.595      ;
; -1.276 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.643      ; 4.338      ;
; -1.157 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.800      ; 4.466      ;
; -1.134 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.657      ; 4.278      ;
; -1.124 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; 0.500        ; 2.500      ; 4.021      ;
; -1.036 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.107      ; 2.152      ;
; -1.036 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 0.107      ; 2.152      ;
; -0.832 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.800      ; 4.641      ;
; -0.724 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.800      ; 4.533      ;
; -0.676 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.657      ; 4.320      ;
; -0.493 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.500        ; 2.730      ; 3.732      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; -0.021     ; 1.248      ;
; -0.128 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 1.000        ; 2.730      ; 3.867      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.776 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.076     ; 2.127      ;
; -0.996 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.074     ; 1.349      ;
; -0.779 ; fsmc_cs                                                                        ; arm_write_ram:U2|wr_clk                                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.076     ; 1.630      ;
; -0.086 ; fsmc_cs                                                                        ; arm_read_pingpang_ram:U10|cs_reg1                                                    ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.074     ; 0.939      ;
; 8.443  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 1.452      ;
; 8.443  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.count_state        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 1.452      ;
; 8.443  ; system_ctrl_pll:U1|rst_nr2                                                     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.10                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 1.452      ;
; 8.460  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[0]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.436      ;
; 8.460  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[1]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.436      ;
; 8.460  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[2]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.436      ;
; 8.460  ; system_ctrl_pll:U1|rst_nr2                                                     ; ccd_drive:U6|led[3]                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.436      ;
; 16.419 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.536      ;
; 16.430 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.525      ;
; 16.468 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.487      ;
; 16.479 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.476      ;
; 16.487 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.468      ;
; 16.498 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.457      ;
; 16.536 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.419      ;
; 16.547 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.408      ;
; 16.555 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.400      ;
; 16.566 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.389      ;
; 16.572 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.383      ;
; 16.604 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.351      ;
; 16.615 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.340      ;
; 16.621 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.334      ;
; 16.623 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.332      ;
; 16.634 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.321      ;
; 16.640 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.315      ;
; 16.663 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.291      ;
; 16.663 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.291      ;
; 16.672 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.283      ;
; 16.683 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.272      ;
; 16.689 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.266      ;
; 16.691 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.264      ;
; 16.693 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.258      ;
; 16.693 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.258      ;
; 16.694 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.261      ;
; 16.702 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.253      ;
; 16.708 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[21] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.247      ;
; 16.732 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.222      ;
; 16.732 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.222      ;
; 16.740 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[16] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.215      ;
; 16.751 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[3] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[25] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.204      ;
; 16.751 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[16] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.204      ;
; 16.757 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[20] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.198      ;
; 16.758 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.197      ;
; 16.759 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[15] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.196      ;
; 16.762 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.193      ;
; 16.770 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[15] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.185      ;
; 16.776 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[19] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.179      ;
; 16.781 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.173      ;
; 16.782 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.172      ;
; 16.783 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.171      ;
; 16.784 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.170      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.791 ; ccd_drive:U6|L[3]                                                              ; ccd_drive:U6|cnt3[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.154      ;
; 16.797 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.157      ;
; 16.797 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.157      ;
; 16.797 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.157      ;
; 16.797 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.157      ;
; 16.798 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[13]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.153      ;
; 16.798 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[14]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.153      ;
; 16.800 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[3] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[24] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.155      ;
; 16.808 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[14] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.147      ;
; 16.811 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.140      ;
; 16.812 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.139      ;
; 16.813 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.138      ;
; 16.814 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.137      ;
; 16.819 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[3] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[23] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.136      ;
; 16.819 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[14] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.136      ;
; 16.825 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[18] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.130      ;
; 16.826 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[9] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[22] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.129      ;
; 16.827 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.124      ;
; 16.827 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.124      ;
; 16.827 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.124      ;
; 16.827 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[13]     ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 3.124      ;
; 16.827 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[0] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[13] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.128      ;
; 16.838 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[2] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[13] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.117      ;
; 16.844 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_reg[1] ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|ch1_data_reg[17] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 3.111      ;
; 16.850 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.104      ;
; 16.851 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.103      ;
; 16.852 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.102      ;
; 16.853 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]      ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 3.101      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[2]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[0]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[1]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[5]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[6]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
; 16.863 ; ccd_drive:U6|L[13]                                                             ; ccd_drive:U6|cnt3[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 3.082      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                               ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -1.043 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 1.593      ; 3.135      ;
; -1.043 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 1.596      ; 3.138      ;
; -1.043 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.500        ; 1.593      ; 3.135      ;
; -0.101 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 1.593      ; 2.693      ;
; -0.099 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 1.593      ; 2.691      ;
; -0.097 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 1.000        ; 1.596      ; 2.692      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.588 ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.131     ; 0.834      ;
; 0.289  ; fsmc_cs                    ; arm_read_ram_return3:U3|cs_reg1                                              ; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.131     ; 0.457      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[95]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[94]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[93]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[92]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[91]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[90]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[89]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.176  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[88]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.722      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[23]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[22]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[21]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[20]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[19]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[18]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[17]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.192  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[16]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.705      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[110]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[108]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[111]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[107]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[106]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.248  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[104]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[31]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[30]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[29]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[28]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[27]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[26]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[25]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.254  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[24]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.646      ;
; 8.281  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.READ  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.109      ; 1.815      ;
; 8.281  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.IDLE  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.109      ; 1.815      ;
; 8.281  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|state.delay ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.109      ; 1.815      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[116]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[115]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[119]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[112]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[114]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[118]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[117]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.352  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[113]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.541      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[109]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[102]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[101]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[100]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[99]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.362  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[96]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.532      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[87]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[86]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[85]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[84]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[83]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[82]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[81]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.370  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[80]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 1.527      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[55]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[54]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[53]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[52]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[51]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[50]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[49]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.381  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[48]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.511      ;
; 8.387  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[105]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.507      ;
; 8.387  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[103]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.507      ;
; 8.387  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[98]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.507      ;
; 8.387  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[97]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.507      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[39]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[38]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[37]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[36]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[35]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[34]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[33]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.391  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[32]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.502      ;
; 8.408  ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|i           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.490      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[63]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[62]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[61]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[60]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[59]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[58]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[57]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.423  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[56]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 1.477      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[64]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[65]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[66]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[67]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[68]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[69]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[70]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.446  ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|data_buffer[71]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.452      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[1]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[2]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[3]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[4]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[6]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
; 8.456  ; system_ctrl_pll:U1|rst_nr2 ; contin_mode_openclose:U7|dataout[12]                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.440      ;
+--------+----------------------------+------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 9.506 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 0.446      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.608 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.340      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.609 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.339      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.696 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.252      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.753 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.039     ; 2.195      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.101      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.852 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.100      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.930 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 2.021      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.939 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 2.013      ;
; 17.996 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.956      ;
; 17.996 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.956      ;
; 17.996 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.956      ;
; 17.996 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.956      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.143 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                                                 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.467      ;
; 0.144 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                                                ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.468      ;
; 0.147 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                                                 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.469      ;
; 0.147 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                                          ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                                                 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                                          ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.486      ;
; 0.153 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                                                 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.160 ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                                          ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.484      ;
; 0.163 ; arm_read_ram_return3:U3|write_data[14]                                                                                                                                                ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                                     ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                                     ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                                               ; arm_read_pingpang_ram:U10|read_ram2_acq                                                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                                               ; arm_read_pingpang_ram:U10|state1.write1                                                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                                                   ; arm_read_ram_return3:U3|fpga_to_arm                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; channel_polling:U8|channel_number[0]                                                                                                                                                  ; channel_polling:U8|channel_number[0]                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                                                 ; arm_read_ram_return3:U3|write_data[0]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                                                 ; arm_read_ram_return3:U3|write_addr[0]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                                                 ; arm_read_ram_return3:U3|write_data[2]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[4]                                                                                                                                                 ; arm_read_ram_return3:U3|write_data[4]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[6]                                                                                                                                                 ; arm_read_ram_return3:U3|write_data[6]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                                                 ; arm_read_ram_return3:U3|write_data[8]                                                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[10]                                                                                                                                                ; arm_read_ram_return3:U3|write_data[10]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[12]                                                                                                                                                ; arm_read_ram_return3:U3|write_data[12]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|write_data[14]                                                                                                                                                ; arm_read_ram_return3:U3|write_data[14]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|count[1]                                                                                                                                                      ; arm_read_ram_return3:U3|count[1]                                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|state.idle                                                                                                                                                    ; arm_read_ram_return3:U3|state.idle                                                                                                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_ram_return3:U3|count[0]                                                                                                                                                      ; arm_read_ram_return3:U3|count[0]                                                                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; channel_polling:U8|rdreq1                                                                                                                                                             ; channel_polling:U8|rdreq1                                                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; channel_polling:U8|state.read2                                                                                                                                                        ; channel_polling:U8|state.read2                                                                                                                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|delay[1]                                                                                                                                                             ; arm_write_ram:U2|delay[1]                                                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|delay[2]                                                                                                                                                             ; arm_write_ram:U2|delay[2]                                                                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read7                                                                                                                                                          ; arm_write_ram:U2|state.read7                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read6                                                                                                                                                          ; arm_write_ram:U2|state.read6                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read5                                                                                                                                                          ; arm_write_ram:U2|state.read5                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read4                                                                                                                                                          ; arm_write_ram:U2|state.read4                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read3                                                                                                                                                          ; arm_write_ram:U2|state.read3                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read2                                                                                                                                                          ; arm_write_ram:U2|state.read2                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read1                                                                                                                                                          ; arm_write_ram:U2|state.read1                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_write_ram:U2|state.read0                                                                                                                                                          ; arm_write_ram:U2|state.read0                                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                                               ; arm_read_pingpang_ram:U10|write_ram2_en                                                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[4]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_addr[0]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_data[1]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_data[2]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram2_data[9]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram2_data[10]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram2_data[13]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram2_data[14]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_addr[6]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_data[1]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_data[2]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                                          ; arm_read_pingpang_ram:U10|write_ram1_data[9]                                                                                                                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram1_data[10]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram1_data[13]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                                         ; arm_read_pingpang_ram:U10|write_ram1_data[14]                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.160 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.483      ;
; 0.170 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.493      ;
; 0.172 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[4]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a7~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.495      ;
; 0.180 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a5~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.509      ;
; 0.187 ; ccd_drive:U6|M                                                                                                                                                                         ; ccd_drive:U6|M                                                                                                                                                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; ccd_drive:U6|cnt2[0]                                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag                                                                                                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[2]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[3]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ccd_drive:U6|SH                                                                                                                                                                        ; ccd_drive:U6|SH                                                                                                                                                                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_valid_flag                                                                                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[11]                                                                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[6]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[9]                                                                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; ccd_drive:U6|key_cnt[1]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ccd_drive:U6|key_scan                                                                                                                                                                  ; ccd_drive:U6|key_scan                                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; arm_read_pingpang_ram:U10|addr_count                                                                                                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.509      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[0]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.514      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[3]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[4]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[1]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[7]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[7]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|state.idle                                                                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[12]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[9]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[9]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[10]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[10]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[2]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[8]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[8]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[0]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[15]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[15]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[11]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[11]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2|data_out[12]                                                                                                       ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[12]                                                                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; arm_read_pingpang_ram:U10|state2.idle                                                                                                                                                  ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[5]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.524      ;
; 0.205 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.525      ;
; 0.205 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[9]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[10]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a0~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.532      ;
; 0.212 ; ccd_drive:U6|key_cnt[2]                                                                                                                                                                ; ccd_drive:U6|key_cnt[0]                                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.331      ;
; 0.214 ; arm_read_pingpang_ram:U10|delay_time[0]                                                                                                                                                ; arm_read_pingpang_ram:U10|delay_time[1]                                                                                                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; arm_read_pingpang_ram:U10|state2.read                                                                                                                                                  ; arm_read_pingpang_ram:U10|fpga_to_arm                                                                                                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.334      ;
; 0.219 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[2]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.339      ;
; 0.223 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[3]                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.343      ;
; 0.228 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]                                                                                                        ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a9~porta_datain_reg0     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.568      ;
; 0.252 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.255 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; arm_read_pingpang_ram:U10|cs_reg2                                                                                                                                                      ; arm_read_pingpang_ram:U10|cs_raise                                                                                                                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.375      ;
; 0.259 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|wrptr_g[7]                                                   ; data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram|ram_block11a1~porta_address_reg0    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.587      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.254 ; system_ctrl_pll:U1|rst_nr1 ; system_ctrl_pll:U1|rst_nr2 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
+-------+----------------------------+----------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.420      ;
; 0.308 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.312 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.431      ;
; 0.429 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.565      ;
; 0.443 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.579      ;
; 0.446 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.456 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.581      ;
; 0.466 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.492 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.628      ;
; 0.495 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.631      ;
; 0.496 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.632      ;
; 0.506 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.642      ;
; 0.509 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.645      ;
; 0.509 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; clk          ; clk         ; 0.000        ; 0.052      ; 0.646      ;
; 0.510 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[13] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[1]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.634      ;
; 0.522 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[11] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[12] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[2]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[14] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[16] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[18] ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[6]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[10] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[0]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.647      ;
; 0.532 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.651      ;
; 0.535 ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[4]  ; system_ctrl_pll:U1|system_init_delay:u_system_init_delay|delay_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.654      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arm_write_ram:U2|wr_clk'                                                                                                                                                                               ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.722 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 1.670      ; 2.526      ;
; 0.722 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 1.672      ; 2.528      ;
; 0.722 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; 0.000        ; 1.670      ; 2.526      ;
; 1.695 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_we_reg       ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 1.670      ; 2.999      ;
; 1.695 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_datain_reg0  ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 1.672      ; 3.001      ;
; 1.695 ; fsmc_cs   ; arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated|ram_block1a0~porta_address_reg0 ; fsmc_cs      ; arm_write_ram:U2|wr_clk ; -0.500       ; 1.670      ; 2.999      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fsmc_cs'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.778 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 2.822      ; 3.704      ;
; 1.035 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 3.141      ; 3.860      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[15]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[14]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[13]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[12]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[11]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[10]                         ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[9]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[8]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[7]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[6]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[5]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[4]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[3]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[2]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[1]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|q_b[0]                          ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.020      ; 1.169      ;
; 1.072 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 2.974      ; 3.730      ;
; 1.072 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 2.974      ; 3.730      ;
; 1.092 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 2.832      ; 3.588      ;
; 1.121 ; fsmc_cs                                                                                                                      ; arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 2.822      ; 3.567      ;
; 1.221 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 3.141      ; 4.046      ;
; 1.242 ; arm_read_pingpang_ram:U10|select                                                                                             ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs     ; -0.500       ; 2.999      ; 3.905      ;
; 1.316 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 2.894      ; 4.314      ;
; 1.316 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 2.894      ; 4.314      ;
; 1.336 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 2.752      ; 4.172      ;
; 1.602 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.178      ; 1.884      ;
; 1.602 ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.178      ; 1.884      ;
; 1.667 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 2.894      ; 4.185      ;
; 1.667 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 2.894      ; 4.185      ;
; 1.761 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 2.752      ; 4.117      ;
; 1.957 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.178      ; 2.239      ;
; 1.957 ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store              ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 0.178      ; 2.239      ;
; 2.104 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 3.061      ; 5.269      ;
; 2.104 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 3.061      ; 5.269      ;
; 2.125 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; 0.000        ; 2.919      ; 5.128      ;
; 2.534 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_re_reg       ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 3.061      ; 5.219      ;
; 2.534 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|ram_block1a0~portb_address_reg0 ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 3.061      ; 5.219      ;
; 2.605 ; fsmc_cs                                                                                                                      ; arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated|rden_b_store                    ; fsmc_cs                                                  ; fsmc_cs     ; -0.500       ; 2.919      ; 5.128      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+-------+----------------------------+----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[1]                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.368      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[2]                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.368      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|i[0]                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.368      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|wr_ram_flag                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.368      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[0]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.368      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[0]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[1]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[2]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[3]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[4]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[5]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[6]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count[7]                        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[7]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[6]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[5]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[4]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[3]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[2]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.524 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|data_out[1]                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.365      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[15]       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[29]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[13]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[13]       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[11]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[11]       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[10]       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[9]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[9]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[7]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[7]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[6]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[6]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[5]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[5]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[4]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[4]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[3]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[3]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[2]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[1]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|write_data[1]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.364      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[0]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.363      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[0]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[0]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[1]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[1]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[2]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[2]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[3]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[3]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[4]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[4]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[5]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[5]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[6]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[6]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[7]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[7]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[8]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[8]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[9]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[9]          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[10]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[10]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[11]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[11]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[12]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[12]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[13]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[13]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[14]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[14]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|noise_threshold[15]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|noise_threshold_reg[15]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.367      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[3] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[4] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[5] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[8] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.366      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.idle                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[1]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[0]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[2]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.reco                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|para_confi_acq_flag         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|para_cofi_flag              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[6]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[6]            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.364      ;
+-------+----------------------------+----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                             ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.523 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.366      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.369      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan_r                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|signal                                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.369      ;
; 7.529 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|ICG                                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.369      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[13]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[12]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[14]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[15]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[17]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[18]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.530 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[19]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.371      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[2]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[3]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[7]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[8]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[9]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.371      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.371      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.371      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.371      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[0]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.365      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 2.373      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[0]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.366      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt2[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|M                                                                    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.372      ;
; 7.531 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|SH                                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.360      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 2.368      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.357      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.357      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.357      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.357      ;
; 7.532 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 2.357      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.853 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_2_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.280      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[1]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[2]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[3]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[7]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[8]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[9]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|rd_fifo_1_flag ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.236      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|state          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.236      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_1        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.236      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|wrreq_2        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.236      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[15]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[13]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[6]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[5]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[8]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[7]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[2]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[2]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[1]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[1]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[4]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[4]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|data_out[3]           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[3]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[10]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[9]    ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[12]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo|data_out[11]   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_count[0]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|wr_clk                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.233      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt1[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.231      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_scan_r                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[1]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[2]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|key_cnt[0]                                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[3]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[4]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[13]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[9]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[7]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[8]                                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[12]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[14]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[15]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[17]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[18]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|L[19]                                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[0]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[1]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[3]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[4]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[5]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[6]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[7]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[8]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[9]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[10]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[11]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[12]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[13]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[14]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[15]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[16]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[17]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[18]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[19]                                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.224      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; ccd_drive:U6|cnt3[2]                                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.222      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg1                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_reg2                                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|cs_raise                                                ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|addr_count                                              ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state2.delay                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|delay_time[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.236      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[0]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[1]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[2]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[4]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[5]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[6]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[7]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[8]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|peak_count[9]         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|signal_peak:u3|count_3648[10]        ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 2.230      ;
+-------+----------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[15] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[0]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[13] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[6]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[5]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[7]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[8]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[3]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[4]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[1]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[10] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[11] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[9]  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.031 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo|data_out[12] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.237      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[0]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_dly_cnt1[1]             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[0]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[1]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[2]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[3]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[4]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[5]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[6]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_cnt1[7]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|rdreq_1                      ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[15]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[0]                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[14]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; data_collection:U4|channel_gather:channel_gather|data_out[10]                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.235      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|state1.write1                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|read_ram2_acq                                       ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|data_spend_flag                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[29]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[13]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[11]                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[9]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[7]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[6]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[5]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[4]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[3]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[2]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[1]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_ram_return3:U3|buffer32[0]                                           ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[6]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_data[5]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[0]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[1]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[2]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[3]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[4]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[5]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[7]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram1_addr[8]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.230      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[11]                                 ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[8]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[6]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[5]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[4]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[3]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[1]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[2]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[3]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[5]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[6]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[7]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_addr[8]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.227      ;
; 2.037 ; system_ctrl_pll:U1|rst_nr2 ; arm_read_pingpang_ram:U10|write_ram2_data[0]                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.228      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.idle                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[1]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[0]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|delay[2]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read0                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read1                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read2                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read3                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read4                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read5                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read6                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.read7                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|state.reco                                                   ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[0]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[1]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[2]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[3]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[5]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[6]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[7]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; data_deal:U9|count_all[4]                                                     ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; arm_write_ram:U2|para_confi_acq_flag                                          ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|para_cofi_flag                                               ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|para_cofi_flag_reg                                         ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.227      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[6]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[6]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[6]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[4]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[4]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_reg[4]                                            ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; para_analysis:U5|channel1[5]                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
; 2.038 ; system_ctrl_pll:U1|rst_nr2 ; channel_polling:U8|channel1_rr[5]                                             ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.229      ;
+-------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.897 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -5.194   ; 0.143 ; 4.625    ; 1.853   ; -3.201              ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.857    ; 0.254 ; N/A      ; N/A     ; 4.700               ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.880   ; 0.143 ; 4.625    ; 2.031   ; 19.645              ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; -3.321   ; 0.160 ; 4.626    ; 1.853   ; 9.647               ;
;  arm_write_ram:U2|wr_clk                                  ; -2.079   ; 0.722 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                      ; 14.464   ; 0.297 ; N/A      ; N/A     ; 9.445               ;
;  fsmc_cs                                                  ; -5.194   ; 0.778 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                           ; -166.876 ; 0.0   ; 0.0      ; 0.0     ; -188.431            ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.880   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; -5.065   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  arm_write_ram:U2|wr_clk                                  ; -6.236   ; 0.000 ; N/A      ; N/A     ; -9.603              ;
;  clk                                                      ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fsmc_cs                                                  ; -154.695 ; 0.000 ; N/A      ; N/A     ; -178.828            ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ICG           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SH            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_to_all_AD ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_to_arm   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsmc_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; fsmc_addr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_clk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_nadv               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_data[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_wr                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_cs                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; arm_to_fpga             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_addr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsmc_rd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad1_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ICG           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SH            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; clk_to_all_AD ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fpga_to_arm   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; fsmc_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ICG           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SH            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; clk_to_all_AD ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fpga_to_arm   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; fsmc_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; M             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ICG           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SH            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; clk_to_all_AD ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fpga_to_arm   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; fsmc_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsmc_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; fsmc_cs                                                  ; arm_write_ram:U2|wr_clk                                  ; 4        ; 4        ; 0        ; 0        ;
; clk                                                      ; clk                                                      ; 876      ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; fsmc_cs                                                  ; 0        ; 0        ; 9        ; 61       ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs                                                  ; 0        ; 0        ; 26       ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 161      ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10628    ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 2        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 29       ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 16680    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; fsmc_cs                                                  ; arm_write_ram:U2|wr_clk                                  ; 4        ; 4        ; 0        ; 0        ;
; clk                                                      ; clk                                                      ; 876      ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; fsmc_cs                                                  ; 0        ; 0        ; 9        ; 61       ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; fsmc_cs                                                  ; 0        ; 0        ; 26       ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 161      ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 10628    ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; fsmc_cs                                                  ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 2        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 29       ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 16680    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 294      ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 152      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; 294      ; 0        ; 0        ; 0        ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 152      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 239   ; 239  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; arm_write_ram:U2|wr_clk                                  ; arm_write_ram:U2|wr_clk                                  ; Base      ; Constrained ;
; clk                                                      ; clk                                                      ; Base      ; Constrained ;
; fsmc_cs                                                  ; fsmc_cs                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; KEY           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arm_to_fpga   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_cs       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_rd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_wr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ICG           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SH            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_to_all_AD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fpga_to_arm   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; KEY           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad1_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arm_to_fpga   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_addr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_cs       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_rd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_wr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ICG           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SH            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_to_all_AD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fpga_to_arm   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsmc_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Oct 08 15:44:15 2019
Info: Command: quartus_sta correlation_signal -c correlation_signal
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_v5h1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'correlation_signal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]} {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]} {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {U1|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]} {U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name arm_write_ram:U2|wr_clk arm_write_ram:U2|wr_clk
    Info (332105): create_clock -period 1.000 -name fsmc_cs fsmc_cs
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.194            -154.695 fsmc_cs 
    Info (332119):    -3.321              -5.065 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.079              -6.236 arm_write_ram:U2|wr_clk 
    Info (332119):    -0.880              -0.880 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.857               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.464               0.000 clk 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.437               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.643               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.744               0.000 clk 
    Info (332119):     1.650               0.000 arm_write_ram:U2|wr_clk 
    Info (332119):     1.846               0.000 fsmc_cs 
Info (332146): Worst-case recovery slack is 4.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.625               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.626               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.979               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.424               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -178.828 fsmc_cs 
    Info (332119):    -3.201              -9.603 arm_write_ram:U2|wr_clk 
    Info (332119):     4.700               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.676               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.767               0.000 clk 
    Info (332119):    19.678               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 32.624 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.074            -138.309 fsmc_cs 
    Info (332119):    -2.858              -4.282 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.954              -5.775 arm_write_ram:U2|wr_clk 
    Info (332119):    -0.665              -0.665 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.967               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.847               0.000 clk 
Info (332146): Worst-case hold slack is 0.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.371               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.386               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.600               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.691               0.000 clk 
    Info (332119):     1.624               0.000 arm_write_ram:U2|wr_clk 
    Info (332119):     1.909               0.000 fsmc_cs 
Info (332146): Worst-case recovery slack is 5.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.095               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.095               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.607               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.022               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -178.828 fsmc_cs 
    Info (332119):    -3.201              -9.603 arm_write_ram:U2|wr_clk 
    Info (332119):     4.701               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.647               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.753               0.000 clk 
    Info (332119):    19.645               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.134 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.055             -25.786 fsmc_cs 
    Info (332119):    -1.776              -2.772 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.043              -3.129 arm_write_ram:U2|wr_clk 
    Info (332119):    -0.588              -0.588 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.506               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.608               0.000 clk 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.160               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.254               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.297               0.000 clk 
    Info (332119):     0.722               0.000 arm_write_ram:U2|wr_clk 
    Info (332119):     0.778               0.000 fsmc_cs 
Info (332146): Worst-case recovery slack is 7.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.523               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.523               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.853               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.031               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.168 fsmc_cs 
    Info (332119):    -1.000              -3.000 arm_write_ram:U2|wr_clk 
    Info (332119):     4.788               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.445               0.000 clk 
    Info (332119):     9.745               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.748               0.000 U1|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.897 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Tue Oct 08 15:44:25 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


