

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon May  5 16:52:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Assignment_5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.307 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89| 0.890 us | 0.890 us |   89|   89|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |tmp_aesl_mux_load_12i32P_fu_149    |aesl_mux_load_12i32P  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        |tmp_1_aesl_mux_load_12i32P_fu_178  |aesl_mux_load_12i32P  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       88|       88|        22|          -|          -|     4|    no    |
        | + Loop 1.1      |       20|       20|         5|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      155|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|       36|      152|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|       63|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      3|       99|      379|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |              Instance             |           Module           | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |tmp_aesl_mux_load_12i32P_fu_149    |aesl_mux_load_12i32P        |        0|      0|   0|  56|    0|
    |tmp_1_aesl_mux_load_12i32P_fu_178  |aesl_mux_load_12i32P        |        0|      0|   0|  56|    0|
    |matrix_mult_AXILiteS_s_axi_U       |matrix_mult_AXILiteS_s_axi  |        0|      0|  36|  40|    0|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |Total                              |                            |        0|      0|  36| 152|    0|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln19_fu_313_p2                     |     *    |      3|  0|  20|          32|          32|
    |add_ln21_fu_269_p2                     |     +    |      0|  0|  15|           6|           6|
    |i_fu_213_p2                            |     +    |      0|  0|  11|           3|           1|
    |j_fu_259_p2                            |     +    |      0|  0|  11|           3|           1|
    |k_fu_289_p2                            |     +    |      0|  0|   9|           2|           1|
    |sum_fu_319_p2                          |     +    |      0|  0|  39|          32|          32|
    |tmp_aesl_mux_load_12i32P_fu_149_empty  |     +    |      0|  0|  12|           4|           4|
    |sub_ln19_fu_247_p2                     |     -    |      0|  0|  12|           4|           4|
    |icmp_ln15_fu_207_p2                    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln16_fu_253_p2                    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln18_fu_283_p2                    |   icmp   |      0|  0|   8|           2|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      3|  0| 155|          94|          91|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C_WEN_A        |   9|          2|    4|          8|
    |ap_NS_fsm      |  27|          5|    1|          5|
    |i_0_reg_104    |   9|          2|    3|          6|
    |j_0_reg_115    |   9|          2|    3|          6|
    |k_0_reg_138    |   9|          2|    2|          4|
    |sum_0_reg_126  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  72|         15|   45|         93|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_addr_reg_351        |   4|   0|    4|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |i_0_reg_104           |   3|   0|    3|          0|
    |i_reg_328             |   3|   0|    3|          0|
    |j_0_reg_115           |   3|   0|    3|          0|
    |j_reg_346             |   3|   0|    3|          0|
    |k_0_reg_138           |   2|   0|    2|          0|
    |sub_ln19_reg_338      |   4|   0|    4|          0|
    |sum_0_reg_126         |  32|   0|   32|          0|
    |trunc_ln19_1_reg_356  |   2|   0|    2|          0|
    |zext_ln19_1_reg_333   |   3|   0|    6|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 |  63|   0|   66|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|interrupt               | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|A_0_0                   |  in |   32|   ap_none  |     A_0_0    |    pointer   |
|A_0_1                   |  in |   32|   ap_none  |     A_0_1    |    pointer   |
|A_0_2                   |  in |   32|   ap_none  |     A_0_2    |    pointer   |
|A_1_0                   |  in |   32|   ap_none  |     A_1_0    |    pointer   |
|A_1_1                   |  in |   32|   ap_none  |     A_1_1    |    pointer   |
|A_1_2                   |  in |   32|   ap_none  |     A_1_2    |    pointer   |
|A_2_0                   |  in |   32|   ap_none  |     A_2_0    |    pointer   |
|A_2_1                   |  in |   32|   ap_none  |     A_2_1    |    pointer   |
|A_2_2                   |  in |   32|   ap_none  |     A_2_2    |    pointer   |
|A_3_0                   |  in |   32|   ap_none  |     A_3_0    |    pointer   |
|A_3_1                   |  in |   32|   ap_none  |     A_3_1    |    pointer   |
|A_3_2                   |  in |   32|   ap_none  |     A_3_2    |    pointer   |
|B_0_0                   |  in |   32|   ap_none  |     B_0_0    |    pointer   |
|B_0_1                   |  in |   32|   ap_none  |     B_0_1    |    pointer   |
|B_0_2                   |  in |   32|   ap_none  |     B_0_2    |    pointer   |
|B_0_3                   |  in |   32|   ap_none  |     B_0_3    |    pointer   |
|B_1_0                   |  in |   32|   ap_none  |     B_1_0    |    pointer   |
|B_1_1                   |  in |   32|   ap_none  |     B_1_1    |    pointer   |
|B_1_2                   |  in |   32|   ap_none  |     B_1_2    |    pointer   |
|B_1_3                   |  in |   32|   ap_none  |     B_1_3    |    pointer   |
|B_2_0                   |  in |   32|   ap_none  |     B_2_0    |    pointer   |
|B_2_1                   |  in |   32|   ap_none  |     B_2_1    |    pointer   |
|B_2_2                   |  in |   32|   ap_none  |     B_2_2    |    pointer   |
|B_2_3                   |  in |   32|   ap_none  |     B_2_3    |    pointer   |
|C_Addr_A                | out |   32|    bram    |       C      |     array    |
|C_EN_A                  | out |    1|    bram    |       C      |     array    |
|C_WEN_A                 | out |    4|    bram    |       C      |     array    |
|C_Din_A                 | out |   32|    bram    |       C      |     array    |
|C_Dout_A                |  in |   32|    bram    |       C      |     array    |
|C_Clk_A                 | out |    1|    bram    |       C      |     array    |
|C_Rst_A                 | out |    1|    bram    |       C      |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

