

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Sun Feb 25 00:53:08 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        grayscaler
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     39|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     103|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_27s_27s_27_1_1_U24  |mul_27s_27s_27_1_1  |        0|   0|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln997_fu_119_p2  |         +|   0|  0|  34|          27|           6|
    |sub_ln997_fu_109_p2  |         -|   0|  0|  34|          27|          27|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  70|          55|          34|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  20|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |cols_blk_n      |   9|          2|    1|          2|
    |cols_out_blk_n  |   9|          2|    1|          2|
    |return_r        |   9|          2|   21|         42|
    |rows_blk_n      |   9|          2|    1|          2|
    |rows_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         16|   27|         56|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |empty_reg_135      |  27|   0|   27|          0|
    |mul_ln997_reg_145  |  27|   0|   27|          0|
    |return_r_preg      |  21|   0|   21|          0|
    |sub_ln997_reg_140  |  24|   0|   27|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 103|   0|  106|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|return_r         |  out|   21|      ap_vld|      return_r|       pointer|
|return_r_ap_vld  |  out|    1|      ap_vld|      return_r|       pointer|
|rows_dout        |   in|   32|     ap_fifo|          rows|       pointer|
|rows_empty_n     |   in|    1|     ap_fifo|          rows|       pointer|
|rows_read        |  out|    1|     ap_fifo|          rows|       pointer|
|cols_dout        |   in|   32|     ap_fifo|          cols|       pointer|
|cols_empty_n     |   in|    1|     ap_fifo|          cols|       pointer|
|cols_read        |  out|    1|     ap_fifo|          cols|       pointer|
|rows_out_din     |  out|   32|     ap_fifo|      rows_out|       pointer|
|rows_out_full_n  |   in|    1|     ap_fifo|      rows_out|       pointer|
|rows_out_write   |  out|    1|     ap_fifo|      rows_out|       pointer|
|cols_out_din     |  out|   32|     ap_fifo|      cols_out|       pointer|
|cols_out_full_n  |   in|    1|     ap_fifo|      cols_out|       pointer|
|cols_out_write   |  out|    1|     ap_fifo|      cols_out|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 4 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln1162 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_out, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 6 'write' 'write_ln1162' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln1162 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_out, i32 %cols_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 7 'write' 'write_ln1162' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln997 = trunc i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 9 'trunc' 'trunc_ln997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i22.i5, i22 %trunc_ln997, i5 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln997_1 = trunc i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 11 'trunc' 'trunc_ln997_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln997_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %trunc_ln997_1, i3 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 12 'bitconcatenate' 'shl_ln997_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.40ns)   --->   "%sub_ln997 = sub i27 %shl_ln, i27 %shl_ln997_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 13 'sub' 'sub_ln997' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 14 [1/1] (7.18ns)   --->   "%mul_ln997 = mul i27 %sub_ln997, i27 %empty" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 14 'mul' 'mul_ln997' <Predicate = true> <Delay = 7.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.40ns)   --->   "%add_ln997 = add i27 %mul_ln997, i27 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 19 'add' 'add_ln997' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %add_ln997, i32 6, i32 26" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.volatile.i21P0A, i21 %return_r, i21 %trunc_ln" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 21 'write' 'write_ln997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln1162 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 22 'ret' 'ret_ln1162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read         (read          ) [ 0000]
cols_read         (read          ) [ 0000]
write_ln1162      (write         ) [ 0000]
write_ln1162      (write         ) [ 0000]
empty             (trunc         ) [ 0010]
trunc_ln997       (trunc         ) [ 0000]
shl_ln            (bitconcatenate) [ 0000]
trunc_ln997_1     (trunc         ) [ 0000]
shl_ln997_1       (bitconcatenate) [ 0000]
sub_ln997         (sub           ) [ 0010]
mul_ln997         (mul           ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
add_ln997         (add           ) [ 0000]
trunc_ln          (partselect    ) [ 0000]
write_ln997       (write         ) [ 0000]
ret_ln1162        (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i22.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rows_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="cols_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln1162_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1162/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln1162_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1162/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln997_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="21" slack="0"/>
<pin id="77" dir="0" index="2" bw="21" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln997/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="empty_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="trunc_ln997_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln997/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shl_ln_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="27" slack="0"/>
<pin id="91" dir="0" index="1" bw="22" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln997_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln997_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="shl_ln997_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="27" slack="0"/>
<pin id="103" dir="0" index="1" bw="24" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln997_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sub_ln997_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="27" slack="0"/>
<pin id="111" dir="0" index="1" bw="27" slack="0"/>
<pin id="112" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="mul_ln997_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="27" slack="1"/>
<pin id="117" dir="0" index="1" bw="27" slack="1"/>
<pin id="118" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln997/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln997_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="1"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln997/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="21" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="empty_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="27" slack="1"/>
<pin id="137" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="140" class="1005" name="sub_ln997_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="27" slack="1"/>
<pin id="142" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln997 "/>
</bind>
</comp>

<comp id="145" class="1005" name="mul_ln997_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="27" slack="1"/>
<pin id="147" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln997 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="46" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="52" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="46" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="89" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="134"><net_src comp="124" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="138"><net_src comp="81" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="143"><net_src comp="109" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="148"><net_src comp="115" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {3 }
	Port: rows_out | {1 }
	Port: cols_out | {1 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		shl_ln997_1 : 1
		sub_ln997 : 2
	State 2
	State 3
		trunc_ln : 1
		write_ln997 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln997_fu_115     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln997_fu_109     |    0    |    0    |    34   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln997_fu_119     |    0    |    0    |    34   |
|----------|--------------------------|---------|---------|---------|
|   read   |   rows_read_read_fu_46   |    0    |    0    |    0    |
|          |   cols_read_read_fu_52   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln1162_write_fu_58 |    0    |    0    |    0    |
|   write  | write_ln1162_write_fu_66 |    0    |    0    |    0    |
|          |  write_ln997_write_fu_74 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        empty_fu_81       |    0    |    0    |    0    |
|   trunc  |     trunc_ln997_fu_85    |    0    |    0    |    0    |
|          |    trunc_ln997_1_fu_97   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_89       |    0    |    0    |    0    |
|          |    shl_ln997_1_fu_101    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_124     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   107   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  empty_reg_135  |   27   |
|mul_ln997_reg_145|   27   |
|sub_ln997_reg_140|   27   |
+-----------------+--------+
|      Total      |   81   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   81   |   107  |
+-----------+--------+--------+--------+
