\section{Results}

All the provided implementation complete an encryption/decryption operation in 15
clock cycles.

The results about peak-perfomance and utilization are shown in Table \ref{tab:results}.

\begin{table}[h]

	\centering

  \caption{Final results}
  \label{tab:results}

  \begin{tabular}{| c | c | c |}
    \hline
	 & \texttt{aeses\_core} & \texttt{aeses\_lite} \\
	 \hline
	 \multicolumn{3}{c}{\textbf{UTILIZATION}}\\
	 \hline
	 Slice LUT & 12\% & 5\% \\
	 F8 Muxes & 6\% & 1\% \\
	 F7 Muxes & 6\% & 2\% \\
	 Slice Register & 3\% & 1\% \\
	 \hline
	 \multicolumn{3}{c}{\textbf{PERFORMANCE}}\\
	 \hline
	 Clock Cycles & 15 & 15 \\
	 Frequency (MHz) & 166.67 & 227.27 \\
	 Throughput (Gbit/s) & 1.4 & 1.94\\
	 \hline
	\end{tabular}

\end{table}
