module ByteAddressableMemory #(parameter W = 8, parameter ADDR_WIDTH = 8)(
  input wire clk,
  input wire write_enable,
  input wire [W-1:0] write_data,
  input wire [ADDR_WIDTH-1:0] address,
  output reg [W-1:0] read_data
);

  reg [7:0] memory [2**ADDR_WIDTH - 1:0];

  always @(posedge clk)
    if (write_enable)
      memory[address] <= write_data;

  always @*
    read_data = memory[address];

endmodule