**# Week 2 Mini Project - Mod-10 Counter**



This project implements a synchronous Mod-10 (0 to 9) up/down counter using Verilog and verifies it using a testbench.



-----------------------------------------------------------------------

**## Files**



* updown\_counter.v    : RTL design of Mod-10 up/down counter
* tb\_updown\_counter.v : Testbench to verify the design



-----------------------------------------------------------------------

**## Operations**



* up\_down = 1 --> Up counter   (0 -> 9)
* up\_down = 0 --> Down counter (9 -> 0)



-----------------------------------------------------------------------

**## Tools Used**



* Verilog HDL
* Simulator: ModelSim / EDA Playground



-----------------------------------------------------------------------

**## What I Learned**



* Designing synchronous sequential logic using clock and reset
* Implementing Mod-N counter and handling up/down counting control
* Writing directed testbenches for sequential circuits



-----------------------------------------------------------------------

**# Author :** MARK JUSTIN

