// Seed: 2060958267
module module_0 (
    output supply1 id_0,
    output tri1 id_1
    , id_11,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri0 void id_7,
    output tri id_8,
    input tri0 id_9
);
  always
  `define pp_12 0
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    output wire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    output wor id_15,
    input tri0 id_16
    , id_21,
    inout supply1 id_17,
    output tri1 id_18,
    output uwire id_19
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_19,
      id_5,
      id_3,
      id_3,
      id_14,
      id_0,
      id_15,
      id_16
  );
  assign modCall_1.id_6 = 0;
  wire id_22, id_23;
endmodule
