module AddSubtract	(output reg [7:0]A_out,
							 output reg c_out,
							 input [7:0] A_in,
							 input [7:0] B_in,
							 input SUB);
			
	reg [7:0] TB; 
	
	always @(A_out or A_in or B_in or SUB) begin
		if (SUB) begin
			TB <= ~B_in+1;
			A_out <= A_in + $signed(TB);
			c_out <= A_in[7] + TB[7];
		end else begin
			A_out <= A_in + B_in;
			c_out <= A_in[7] + B_in[7];
		end
	end

endmodule