\hypertarget{union__hw__mcg__c4}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c4 Union Reference}
\label{union__hw__mcg__c4}\index{\+\_\+hw\+\_\+mcg\+\_\+c4@{\+\_\+hw\+\_\+mcg\+\_\+c4}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+C4 -\/ M\+CG Control 4 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__c4_ac38334b3cd8da1ef0ea78a395258bee5}{}\label{union__hw__mcg__c4_ac38334b3cd8da1ef0ea78a395258bee5}

\item 
struct \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__c4_afbb64feb309d2a2e38c646bf5e6c1fb0}{}\label{union__hw__mcg__c4_afbb64feb309d2a2e38c646bf5e6c1fb0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+C4 -\/ M\+CG Control 4 Register (RW) 

Reset value\+: 0x00U

Reset values for D\+R\+ST and D\+M\+X32 bits are 0. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
