[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F25K22 ]
[d frameptr 4065 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"23 C:\Users\Ilija\Documents\GitHub\PIC18F25K22\Projects\PWM_Test.X\main.c
[v _main main `(v  1 e 1 0 ]
"33
[v _Setup Setup `(v  1 e 1 0 ]
"49
[v _PWM_Setup PWM_Setup `(v  1 e 1 0 ]
"73
[v _isr isr `II(v  1 e 1 0 ]
"19 C:\Users\Ilija\Documents\GitHub\PIC18F25K22\Projects\PWM_Test.X\setTMR0.h
[v _setTMR0_ms setTMR0_ms `(v  1 e 1 0 ]
"31
[v _setPreScaler setPreScaler `(l  1 e 4 0 ]
"49 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f25k22.h
[v _ANSELA ANSELA `VEuc  1 e 1 @3896 ]
"142
[v _ANSELC ANSELC `VEuc  1 e 1 @3898 ]
[s S86 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
"158
[u S94 . 1 `S86 1 . 1 0 ]
[v _ANSELCbits ANSELCbits `VES94  1 e 1 @3898 ]
[s S105 . 1 `uc 1 C1TSEL 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 C2TSEL 1 0 :2:3 
`uc 1 . 1 0 :1:5 
`uc 1 C3TSEL 1 0 :2:6 
]
"1301
[s S111 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 C2TSEL0 1 0 :1:3 
`uc 1 C2TSEL1 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 C3TSEL0 1 0 :1:6 
`uc 1 C3TSEL1 1 0 :1:7 
]
[u S120 . 1 `S105 1 . 1 0 `S111 1 . 1 0 ]
[v _CCPTMRS0bits CCPTMRS0bits `VES120  1 e 1 @3913 ]
"7162
[v _LATA LATA `VEuc  1 e 1 @3977 ]
"7384
[v _LATC LATC `VEuc  1 e 1 @3979 ]
"7495
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"7937
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
[s S46 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"7969
[s S55 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S64 . 1 `S46 1 . 1 0 `S55 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES64  1 e 1 @3988 ]
[s S199 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"8548
[s S207 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S212 . 1 `S199 1 . 1 0 `S207 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES212  1 e 1 @3997 ]
[s S229 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
"8624
[s S237 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S242 . 1 `S229 1 . 1 0 `S237 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES242  1 e 1 @3998 ]
[s S170 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
"12303
[s S174 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S182 . 1 `S170 1 . 1 0 `S174 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES182  1 e 1 @4026 ]
"12352
[v _PR2 PR2 `VEuc  1 e 1 @4027 ]
[s S139 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"12412
[s S143 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S152 . 1 `S139 1 . 1 0 `S143 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES152  1 e 1 @4029 ]
"12471
[v _CCPR1 CCPR1 `VEus  1 e 2 @4030 ]
"12515
[v _ADCON2 ADCON2 `VEuc  1 e 1 @4032 ]
"12652
[v _ADCON0 ADCON0 `VEuc  1 e 1 @4034 ]
"15150
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
"15225
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"15244
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
"15914
[v _INTCON INTCON `VEuc  1 e 1 @4082 ]
"17051
[v _GIE GIE `VEb  1 e 0 @32663 ]
"18187
[v _TMR0IE TMR0IE `VEb  1 e 0 @32661 ]
"18189
[v _TMR0IF TMR0IF `VEb  1 e 0 @32658 ]
"18193
[v _TMR0ON TMR0ON `VEb  1 e 0 @32431 ]
"23 C:\Users\Ilija\Documents\GitHub\PIC18F25K22\Projects\PWM_Test.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"30
} 0
"33
[v _Setup Setup `(v  1 e 1 0 ]
{
"46
} 0
"49
[v _PWM_Setup PWM_Setup `(v  1 e 1 0 ]
{
"70
} 0
"73
[v _isr isr `II(v  1 e 1 0 ]
{
"91
} 0
"19 C:\Users\Ilija\Documents\GitHub\PIC18F25K22\Projects\PWM_Test.X\setTMR0.h
[v _setTMR0_ms setTMR0_ms `(v  1 e 1 0 ]
{
"20
[v setTMR0_ms@StartingValue StartingValue `l  1 a 4 48 ]
[v setTMR0_ms@PreScaler PreScaler `l  1 a 4 44 ]
"19
[v setTMR0_ms@timeval timeval `l  1 p 4 40 ]
"29
} 0
"31
[v _setPreScaler setPreScaler `(l  1 e 4 0 ]
{
"32
[v setPreScaler@PreScaler PreScaler `l  1 a 4 36 ]
"33
[v setPreScaler@HighBitCounter HighBitCounter `uc  1 a 1 35 ]
"31
[v setPreScaler@t t `l  1 p 4 26 ]
"52
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 8 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 0 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 4 ]
"129
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.41\sources\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
{
"11
[v ___aldiv@quotient quotient `l  1 a 4 22 ]
"12
[v ___aldiv@sign sign `uc  1 a 1 21 ]
[v ___aldiv@counter counter `uc  1 a 1 20 ]
"8
[v ___aldiv@dividend dividend `l  1 p 4 12 ]
[v ___aldiv@divisor divisor `l  1 p 4 16 ]
"42
} 0
