Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 19 20:05:35 2019
| Host         : DESKTOP-1RFDK3J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: keyb/clock_new_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.415        0.000                      0                  241        0.173        0.000                      0                  241        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.415        0.000                      0                  241        0.173        0.000                      0                  241        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 paddle2_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.918ns (27.618%)  route 5.027ns (72.382%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.555     5.076    clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  paddle2_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  paddle2_x_reg[5]/Q
                         net (fo=50, routed)          0.982     6.577    paddle2_x[5]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  speed[5]_i_84/O
                         net (fo=4, routed)           0.853     7.554    speed[5]_i_84_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.678 r  speed[5]_i_67/O
                         net (fo=1, routed)           0.190     7.868    speed[5]_i_67_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.394 r  speed_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.394    speed_reg[5]_i_50_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  speed_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.508    speed_reg[5]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 f  speed_reg[5]_i_13/CO[3]
                         net (fo=2, routed)           0.960     9.582    ball_y325_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.706 f  speed[5]_i_6/O
                         net (fo=9, routed)           0.576    10.282    lcd/speed_reg[0]_1
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    10.406 r  lcd/ball_y[7]_i_2/O
                         net (fo=8, routed)           0.792    11.198    lcd/FSM_sequential_states_reg[0]_2
    SLICE_X5Y32          LUT2 (Prop_lut2_I0_O)        0.150    11.348 r  lcd/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.673    12.021    lcd_n_34
    SLICE_X5Y31          FDSE                                         r  ball_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507    14.848    clock_IBUF_BUFG
    SLICE_X5Y31          FDSE                                         r  ball_y_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDSE (Setup_fdse_C_S)       -0.637    14.436    ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 paddle2_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.892ns (29.036%)  route 4.624ns (70.964%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.555     5.076    clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  paddle2_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  paddle2_x_reg[5]/Q
                         net (fo=50, routed)          0.982     6.577    paddle2_x[5]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  speed[5]_i_84/O
                         net (fo=4, routed)           0.853     7.554    speed[5]_i_84_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.678 r  speed[5]_i_67/O
                         net (fo=1, routed)           0.190     7.868    speed[5]_i_67_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.394 r  speed_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.394    speed_reg[5]_i_50_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  speed_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.508    speed_reg[5]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  speed_reg[5]_i_13/CO[3]
                         net (fo=2, routed)           0.960     9.582    ball_y325_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.706 r  speed[5]_i_6/O
                         net (fo=9, routed)           0.587    10.292    lcd/speed_reg[0]_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  lcd/speed[5]_i_5/O
                         net (fo=4, routed)           0.538    10.954    lcd/ball_dy5_out
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.078 r  lcd/speed[5]_i_1/O
                         net (fo=4, routed)           0.514    11.592    lcd_n_35
    SLICE_X8Y34          FDRE                                         r  speed_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.444    14.785    clock_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  speed_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524    14.500    speed_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 paddle2_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.892ns (29.036%)  route 4.624ns (70.964%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.555     5.076    clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  paddle2_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  paddle2_x_reg[5]/Q
                         net (fo=50, routed)          0.982     6.577    paddle2_x[5]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  speed[5]_i_84/O
                         net (fo=4, routed)           0.853     7.554    speed[5]_i_84_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.678 r  speed[5]_i_67/O
                         net (fo=1, routed)           0.190     7.868    speed[5]_i_67_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.394 r  speed_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.394    speed_reg[5]_i_50_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  speed_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.508    speed_reg[5]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  speed_reg[5]_i_13/CO[3]
                         net (fo=2, routed)           0.960     9.582    ball_y325_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.706 r  speed[5]_i_6/O
                         net (fo=9, routed)           0.587    10.292    lcd/speed_reg[0]_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  lcd/speed[5]_i_5/O
                         net (fo=4, routed)           0.538    10.954    lcd/ball_dy5_out
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.078 r  lcd/speed[5]_i_1/O
                         net (fo=4, routed)           0.514    11.592    lcd_n_35
    SLICE_X9Y34          FDRE                                         r  speed_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.444    14.785    clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  speed_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    speed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 paddle2_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.892ns (29.036%)  route 4.624ns (70.964%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.555     5.076    clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  paddle2_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  paddle2_x_reg[5]/Q
                         net (fo=50, routed)          0.982     6.577    paddle2_x[5]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  speed[5]_i_84/O
                         net (fo=4, routed)           0.853     7.554    speed[5]_i_84_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.678 r  speed[5]_i_67/O
                         net (fo=1, routed)           0.190     7.868    speed[5]_i_67_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.394 r  speed_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.394    speed_reg[5]_i_50_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  speed_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.508    speed_reg[5]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  speed_reg[5]_i_13/CO[3]
                         net (fo=2, routed)           0.960     9.582    ball_y325_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.706 r  speed[5]_i_6/O
                         net (fo=9, routed)           0.587    10.292    lcd/speed_reg[0]_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  lcd/speed[5]_i_5/O
                         net (fo=4, routed)           0.538    10.954    lcd/ball_dy5_out
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.078 r  lcd/speed[5]_i_1/O
                         net (fo=4, routed)           0.514    11.592    lcd_n_35
    SLICE_X9Y34          FDRE                                         r  speed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.444    14.785    clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  speed_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    speed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 paddle2_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.892ns (29.036%)  route 4.624ns (70.964%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.555     5.076    clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  paddle2_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  paddle2_x_reg[5]/Q
                         net (fo=50, routed)          0.982     6.577    paddle2_x[5]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  speed[5]_i_84/O
                         net (fo=4, routed)           0.853     7.554    speed[5]_i_84_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.678 r  speed[5]_i_67/O
                         net (fo=1, routed)           0.190     7.868    speed[5]_i_67_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.394 r  speed_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.394    speed_reg[5]_i_50_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  speed_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.508    speed_reg[5]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  speed_reg[5]_i_13/CO[3]
                         net (fo=2, routed)           0.960     9.582    ball_y325_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124     9.706 r  speed[5]_i_6/O
                         net (fo=9, routed)           0.587    10.292    lcd/speed_reg[0]_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  lcd/speed[5]_i_5/O
                         net (fo=4, routed)           0.538    10.954    lcd/ball_dy5_out
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.078 r  lcd/speed[5]_i_1/O
                         net (fo=4, routed)           0.514    11.592    lcd_n_35
    SLICE_X9Y34          FDRE                                         r  speed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.444    14.785    clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  speed_reg[4]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    speed_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 paddle1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 2.162ns (33.624%)  route 4.268ns (66.376%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.552     5.073    clock_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  paddle1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  paddle1_x_reg[5]/Q
                         net (fo=51, routed)          1.097     6.688    paddle1_x_reg_n_0_[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.834 r  color[8]_i_29/O
                         net (fo=4, routed)           0.585     7.420    color[8]_i_29_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.328     7.748 r  speed[5]_i_37/O
                         net (fo=1, routed)           0.000     7.748    speed[5]_i_37_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.206 f  speed_reg[5]_i_15/CO[1]
                         net (fo=4, routed)           1.049     9.254    ball_y326_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.358     9.612 f  speed[5]_i_7/O
                         net (fo=5, routed)           0.967    10.579    lcd/score2_reg[0]_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.354    10.933 r  lcd/score2[3]_i_1/O
                         net (fo=4, routed)           0.570    11.503    lcd_n_19
    SLICE_X7Y34          FDRE                                         r  score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.511    14.852    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.670    score2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 paddle1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 2.162ns (33.624%)  route 4.268ns (66.376%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.552     5.073    clock_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  paddle1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  paddle1_x_reg[5]/Q
                         net (fo=51, routed)          1.097     6.688    paddle1_x_reg_n_0_[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.834 r  color[8]_i_29/O
                         net (fo=4, routed)           0.585     7.420    color[8]_i_29_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.328     7.748 r  speed[5]_i_37/O
                         net (fo=1, routed)           0.000     7.748    speed[5]_i_37_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.206 f  speed_reg[5]_i_15/CO[1]
                         net (fo=4, routed)           1.049     9.254    ball_y326_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.358     9.612 f  speed[5]_i_7/O
                         net (fo=5, routed)           0.967    10.579    lcd/score2_reg[0]_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.354    10.933 r  lcd/score2[3]_i_1/O
                         net (fo=4, routed)           0.570    11.503    lcd_n_19
    SLICE_X7Y34          FDRE                                         r  score2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.511    14.852    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.670    score2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 paddle1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 2.162ns (33.624%)  route 4.268ns (66.376%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.552     5.073    clock_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  paddle1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  paddle1_x_reg[5]/Q
                         net (fo=51, routed)          1.097     6.688    paddle1_x_reg_n_0_[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.834 r  color[8]_i_29/O
                         net (fo=4, routed)           0.585     7.420    color[8]_i_29_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.328     7.748 r  speed[5]_i_37/O
                         net (fo=1, routed)           0.000     7.748    speed[5]_i_37_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.206 f  speed_reg[5]_i_15/CO[1]
                         net (fo=4, routed)           1.049     9.254    ball_y326_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.358     9.612 f  speed[5]_i_7/O
                         net (fo=5, routed)           0.967    10.579    lcd/score2_reg[0]_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.354    10.933 r  lcd/score2[3]_i_1/O
                         net (fo=4, routed)           0.570    11.503    lcd_n_19
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.511    14.852    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.670    score2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 paddle1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 2.162ns (33.624%)  route 4.268ns (66.376%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.552     5.073    clock_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  paddle1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  paddle1_x_reg[5]/Q
                         net (fo=51, routed)          1.097     6.688    paddle1_x_reg_n_0_[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.834 r  color[8]_i_29/O
                         net (fo=4, routed)           0.585     7.420    color[8]_i_29_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.328     7.748 r  speed[5]_i_37/O
                         net (fo=1, routed)           0.000     7.748    speed[5]_i_37_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.206 f  speed_reg[5]_i_15/CO[1]
                         net (fo=4, routed)           1.049     9.254    ball_y326_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.358     9.612 f  speed[5]_i_7/O
                         net (fo=5, routed)           0.967    10.579    lcd/score2_reg[0]_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.354    10.933 r  lcd/score2[3]_i_1/O
                         net (fo=4, routed)           0.570    11.503    lcd_n_19
    SLICE_X7Y34          FDRE                                         r  score2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.511    14.852    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.670    score2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 paddle1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.260ns (34.500%)  route 4.291ns (65.500%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.552     5.073    clock_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  paddle1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  paddle1_x_reg[5]/Q
                         net (fo=51, routed)          1.097     6.688    paddle1_x_reg_n_0_[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.834 r  color[8]_i_29/O
                         net (fo=4, routed)           0.585     7.420    color[8]_i_29_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.328     7.748 r  speed[5]_i_37/O
                         net (fo=1, routed)           0.000     7.748    speed[5]_i_37_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.206 f  speed_reg[5]_i_15/CO[1]
                         net (fo=4, routed)           1.049     9.254    ball_y326_in
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.358     9.612 f  speed[5]_i_7/O
                         net (fo=5, routed)           0.568    10.180    speed[5]_i_7_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.328    10.508 r  speed[5]_i_10/O
                         net (fo=2, routed)           0.471    10.980    lcd/speed_reg[0]_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.124    11.104 r  lcd/speed[5]_i_2/O
                         net (fo=4, routed)           0.520    11.624    lcd_n_23
    SLICE_X9Y34          FDRE                                         r  speed_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.444    14.785    clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  speed_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.805    speed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 speed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.562     1.445    clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  speed_reg[3]/Q
                         net (fo=6, routed)           0.120     1.706    speed_reg_n_0_[3]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  speed[5]_i_3/O
                         net (fo=1, routed)           0.000     1.751    speed[5]_i_3_n_0
    SLICE_X8Y34          FDRE                                         r  speed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.957    clock_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  speed_reg[5]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.120     1.578    speed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.209%)  route 0.138ns (39.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.562     1.445    clock_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.138     1.747    counter_reg__0[1]
    SLICE_X8Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.792    counter[5]_i_3_n_0
    SLICE_X8Y35          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.831     1.958    clock_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     1.581    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 paddle1_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle1_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (69.104%)  route 0.112ns (30.896%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.439    clock_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  paddle1_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  paddle1_x_reg[8]/Q
                         net (fo=37, routed)          0.112     1.692    paddle1_x_reg_n_0_[8]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.737 r  paddle1_x[9]_i_5/O
                         net (fo=1, routed)           0.000     1.737    paddle1_x[9]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  paddle1_x_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.801    in25[9]
    SLICE_X10Y28         FDRE                                         r  paddle1_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.951    clock_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  paddle1_x_reg[9]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.134     1.586    paddle1_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_y_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    clock_IBUF_BUFG
    SLICE_X5Y33          FDSE                                         r  ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.128     1.599 r  ball_y_reg[5]/Q
                         net (fo=14, routed)          0.099     1.698    ball_y_reg_n_0_[5]
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.099     1.797 r  ball_y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ball_y[6]_i_1_n_0
    SLICE_X5Y33          FDSE                                         r  ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.984    clock_IBUF_BUFG
    SLICE_X5Y33          FDSE                                         r  ball_y_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y33          FDSE (Hold_fdse_C_D)         0.092     1.563    ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.192ns (55.607%)  route 0.153ns (44.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  score2_reg[2]/Q
                         net (fo=3, routed)           0.153     1.766    score2_reg_n_0_[2]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.051     1.817 r  score2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.817    score2[3]
    SLICE_X7Y34          FDRE                                         r  score2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.107     1.579    score2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.822%)  route 0.153ns (45.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  score2_reg[2]/Q
                         net (fo=3, routed)           0.153     1.766    score2_reg_n_0_[2]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  score2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    score2[2]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.985    clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  score2_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.092     1.564    score2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.443    clock_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  score1_reg[0]/Q
                         net (fo=5, routed)           0.175     1.782    score1_reg_n_0_[0]
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.043     1.825 r  score1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    score1[0]
    SLICE_X10Y32         FDRE                                         r  score1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.828     1.955    clock_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  score1_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.133     1.576    score1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Scor/Selectors/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scor/Selectors/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Scor/Selectors/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Scor/Selectors/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    Scor/Selectors/count_reg_n_0_[10]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  Scor/Selectors/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    Scor/Selectors/count_reg[8]_i_1_n_5
    SLICE_X8Y18          FDRE                                         r  Scor/Selectors/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Scor/Selectors/count_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.134     1.576    Scor/Selectors/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Scor/Selectors/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scor/Selectors/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.558     1.441    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Scor/Selectors/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Scor/Selectors/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    Scor/Selectors/count_reg_n_0_[14]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  Scor/Selectors/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    Scor/Selectors/count_reg[12]_i_1_n_5
    SLICE_X8Y19          FDRE                                         r  Scor/Selectors/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.826     1.953    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Scor/Selectors/count_reg[14]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     1.575    Scor/Selectors/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Scor/Selectors/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scor/Selectors/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.443    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  Scor/Selectors/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Scor/Selectors/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.722    Scor/Selectors/count_reg_n_0_[6]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  Scor/Selectors/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    Scor/Selectors/count_reg[4]_i_1_n_5
    SLICE_X8Y17          FDRE                                         r  Scor/Selectors/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.828     1.955    Scor/Selectors/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  Scor/Selectors/count_reg[6]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.134     1.577    Scor/Selectors/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    FSM_sequential_states_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    FSM_sequential_states_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y16    Scor/Selectors/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    Scor/Selectors/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    Scor/Selectors/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    Scor/Selectors/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y23   Scor/Selectors/e2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y21   Scor/Selectors/e2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    ball_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_sequential_states_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_sequential_states_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_sequential_states_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_sequential_states_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    Scor/Selectors/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    Scor/Selectors/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    Scor/Selectors/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    lcd/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    lcd/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    lcd/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    lcd/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    lcd/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    lcd/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    lcd/h_count_reg_reg[8]/C



