+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                   ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; mymult_inst|mymult_internal_inst|mymult_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|themymult_B0_runOnce_merge                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|themymult_B0_runOnce_merge_reg                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|fifo|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|fifo                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1                                                                                                                                                            ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_mymult1                                                                                                                                                                                                            ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|thebb_mymult_B0_runOnce_stall_region                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce|themymult_B0_runOnce_branch                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B0_runOnce                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|themymult_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|themymult_B1_start_x                                                                                                                                                                                                                                                                                                    ; 11    ; 1              ; 3            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1|asr|acl_reset_handler_inst             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1|asr                                    ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thei_llvm_fpga_pipeline_keep_going_mymult1                                        ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1|thepassthru                                                                       ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_mymult1                                                                                   ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2|thei_llvm_fpga_push_i1_notexitcond_mymult1|acl_reset_handler_inst                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2|thei_llvm_fpga_push_i1_notexitcond_mymult1                                        ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_mymult2                                                                                   ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1|acl_reset_handler_inst                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1                                                    ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x                                                                                                                      ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x                                                                                                                                                                                                  ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                   ; 72    ; 2              ; 0            ; 2              ; 72     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|theiord                                                                                                                                                                                             ; 105   ; 37             ; 0            ; 37             ; 68     ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x                                                                                                                                                                                                     ; 69    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                        ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|theiowr_nb                                                                  ; 104   ; 4              ; 63           ; 4              ; 36     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4                                                                             ; 36    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_im8_cma_delay                                                                                                    ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_im0_cma_delay                                                                                                    ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|i_mul_mymult3_ma3_cma_delay                                                                                                    ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x                                                                                                                                ; 69    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1|acl_reset_handler_inst                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1                                                     ; 15    ; 9              ; 0            ; 9              ; 12     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x                                                                                                                       ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x                                                                                                                                                                                                   ; 69    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region|themymult_B1_start_merge_reg                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|thebb_mymult_B1_start_stall_region                                                                                                                                                                                                                                                                ; 70    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|themymult_B1_start_branch                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start|themymult_B1_start_merge                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thebb_mymult_B1_start                                                                                                                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_sr                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function|thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo                                                                                                                                                                                                                                                                   ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal|themymult_function                                                                                                                                                                                                                                                                                                                         ; 197   ; 1              ; 129          ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst|mymult_internal                                                                                                                                                                                                                                                                                                                                            ; 80    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst|mymult_internal_inst                                                                                                                                                                                                                                                                                                                                                            ; 79    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; mymult_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 79    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
