// Seed: 1702323052
module module_0 (
    output tri  id_0,
    output tri0 id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    output supply1 id_3
);
  id_5(
      .id_0(1), .id_1(1)
  );
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_10 = id_8;
  id_16 :
  assert property (@(posedge 1) 1)
  else deassign id_2.id_0;
  module_0(
      id_2, id_2
  );
  wire id_17;
  wire id_18;
endmodule
