Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  5 18:03:00 2019
| Host         : F210-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: M1/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.457        0.000                      0                 4057        0.082        0.000                      0                 4057        4.020        0.000                       0                   881  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.457        0.000                      0                 4057        0.082        0.000                      0                 4057        4.020        0.000                       0                   881  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 4.088ns (44.471%)  route 5.104ns (55.529%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.843     5.445    vram_b/CLK_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  vram_b/memory_array_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.317 r  vram_b/memory_array_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.382    vram_b/memory_array_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.807 f  vram_b/memory_array_reg_1_4/DOADO[0]
                         net (fo=1, routed)           2.952    11.759    vram_b/memory_array_reg_1_4_n_35
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.883 f  vram_b/colour[7]_i_9/O
                         net (fo=42, routed)          1.315    13.198    vram_b/dataout_b[4]
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.322 r  vram_b/colour[8]_i_6/O
                         net (fo=1, routed)           0.000    13.322    vram_b/colour[8]_i_6_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I1_O)      0.245    13.567 r  vram_b/colour_reg[8]_i_2/O
                         net (fo=1, routed)           0.773    14.340    vram_b/colour_reg[8]_i_2_n_0
    SLICE_X45Y109        LUT5 (Prop_lut5_I0_O)        0.298    14.638 r  vram_b/colour[8]_i_1/O
                         net (fo=1, routed)           0.000    14.638    vram_b_n_2
    SLICE_X45Y109        FDRE                                         r  colour_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.497    14.919    CLK_IBUF_BUFG
    SLICE_X45Y109        FDRE                                         r  colour_reg[8]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)        0.031    15.095    colour_reg[8]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 4.056ns (44.176%)  route 5.126ns (55.824%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.843     5.445    vram_b/CLK_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  vram_b/memory_array_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.317 r  vram_b/memory_array_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.382    vram_b/memory_array_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.807 r  vram_b/memory_array_reg_1_4/DOADO[0]
                         net (fo=1, routed)           2.952    11.759    vram_b/memory_array_reg_1_4_n_35
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.883 r  vram_b/colour[7]_i_9/O
                         net (fo=42, routed)          1.336    13.220    vram_b/dataout_b[4]
    SLICE_X43Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.344 r  vram_b/colour[10]_i_6/O
                         net (fo=1, routed)           0.000    13.344    vram_b/colour[10]_i_6_n_0
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    13.556 r  vram_b/colour_reg[10]_i_2/O
                         net (fo=1, routed)           0.772    14.328    vram_b/colour_reg[10]_i_2_n_0
    SLICE_X45Y109        LUT5 (Prop_lut5_I0_O)        0.299    14.627 r  vram_b/colour[10]_i_1/O
                         net (fo=1, routed)           0.000    14.627    vram_b_n_0
    SLICE_X45Y109        FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.497    14.919    CLK_IBUF_BUFG
    SLICE_X45Y109        FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)        0.029    15.093    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_6_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 4.172ns (45.449%)  route 5.008ns (54.551%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.839     5.441    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y34         RAMB36E1                                     r  vram_a/memory_array_reg_6_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.313 r  vram_a/memory_array_reg_6_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.378    vram_a/memory_array_reg_6_1_n_0
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.803 r  vram_a/memory_array_reg_7_1/DOADO[0]
                         net (fo=1, routed)           3.434    12.237    vram_a/memory_array_reg_7_1_n_35
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.361 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          0.919    13.280    vram_a/dataout_a[1]
    SLICE_X41Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.404 r  vram_a/colour[2]_i_14/O
                         net (fo=1, routed)           0.000    13.404    vram_a/colour[2]_i_14_n_0
    SLICE_X41Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    13.621 r  vram_a/colour_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    13.621    vram_a/colour_reg[2]_i_10_n_0
    SLICE_X41Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    13.715 r  vram_a/colour_reg[2]_i_4/O
                         net (fo=1, routed)           0.590    14.305    vram_b/colour_reg[10][2]
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.316    14.621 r  vram_b/colour[2]_i_1/O
                         net (fo=1, routed)           0.000    14.621    vram_b_n_6
    SLICE_X43Y105        FDRE                                         r  colour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.499    14.921    CLK_IBUF_BUFG
    SLICE_X43Y105        FDRE                                         r  colour_reg[2]/C
                         clock pessimism              0.188    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y105        FDRE (Setup_fdre_C_D)        0.032    15.106    colour_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 datain_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram_a/memory_array_reg_3_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 0.456ns (5.165%)  route 8.373ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.619     5.222    CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  datain_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  datain_a_reg[3]/Q
                         net (fo=8, routed)           8.373    14.051    vram_a/memory_array_reg_0_7_0[3]
    RAMB36_X0Y37         RAMB36E1                                     r  vram_a/memory_array_reg_3_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.725    15.147    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y37         RAMB36E1                                     r  vram_a/memory_array_reg_3_3/CLKARDCLK
                         clock pessimism              0.180    15.327    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.555    vram_a/memory_array_reg_3_3
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 4.015ns (44.111%)  route 5.087ns (55.889%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.858     5.460    vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  vram_b/memory_array_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.332 r  vram_b/memory_array_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.397    vram_b/memory_array_reg_2_6_n_0
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.822 r  vram_b/memory_array_reg_3_6/DOADO[0]
                         net (fo=1, routed)           3.438    12.261    vram_b/memory_array_reg_3_6_n_35
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.385 r  vram_b/colour[7]_i_2/O
                         net (fo=20, routed)          0.930    13.315    vram_b/dataout_b[6]
    SLICE_X51Y105        MUXF7 (Prop_muxf7_S_O)       0.296    13.611 r  vram_b/colour_reg[1]_i_2/O
                         net (fo=1, routed)           0.653    14.264    vram_b/colour_reg[1]_i_2_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.298    14.562 r  vram_b/colour[1]_i_1/O
                         net (fo=1, routed)           0.000    14.562    vram_b_n_7
    SLICE_X49Y105        FDRE                                         r  colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.497    14.919    CLK_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  colour_reg[1]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.031    15.095    colour_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_6_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 4.166ns (45.684%)  route 4.953ns (54.316%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.839     5.441    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y34         RAMB36E1                                     r  vram_a/memory_array_reg_6_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.313 r  vram_a/memory_array_reg_6_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.378    vram_a/memory_array_reg_6_1_n_0
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.803 f  vram_a/memory_array_reg_7_1/DOADO[0]
                         net (fo=1, routed)           3.434    12.237    vram_a/memory_array_reg_7_1_n_35
    SLICE_X40Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          0.949    13.310    vram_a/dataout_a[1]
    SLICE_X42Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.434 r  vram_a/colour[5]_i_14/O
                         net (fo=1, routed)           0.000    13.434    vram_a/colour[5]_i_14_n_0
    SLICE_X42Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    13.648 r  vram_a/colour_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    13.648    vram_a/colour_reg[5]_i_10_n_0
    SLICE_X42Y109        MUXF8 (Prop_muxf8_I1_O)      0.088    13.736 r  vram_a/colour_reg[5]_i_4/O
                         net (fo=1, routed)           0.506    14.241    vram_b/colour_reg[10][4]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.319    14.560 r  vram_b/colour[5]_i_1/O
                         net (fo=1, routed)           0.000    14.560    vram_b_n_4
    SLICE_X43Y103        FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.499    14.921    CLK_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.188    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.032    15.106    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 3.914ns (42.865%)  route 5.217ns (57.135%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.843     5.445    vram_b/CLK_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  vram_b/memory_array_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.317 r  vram_b/memory_array_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.382    vram_b/memory_array_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.807 r  vram_b/memory_array_reg_1_4/DOADO[0]
                         net (fo=1, routed)           2.952    11.759    vram_b/memory_array_reg_1_4_n_35
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.883 r  vram_b/colour[7]_i_9/O
                         net (fo=42, routed)          1.425    13.308    vram_b/dataout_b[4]
    SLICE_X47Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.432 r  vram_b/colour[3]_i_8/O
                         net (fo=1, routed)           0.775    14.207    vram_b/colour[3]_i_8_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I2_O)        0.124    14.331 r  vram_b/colour[3]_i_3/O
                         net (fo=1, routed)           0.000    14.331    vram_a/colour_reg[3]
    SLICE_X48Y108        MUXF7 (Prop_muxf7_I1_O)      0.245    14.576 r  vram_a/colour_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.576    vram_a_n_2
    SLICE_X48Y108        FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.496    14.918    CLK_IBUF_BUFG
    SLICE_X48Y108        FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.064    15.127    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 4.061ns (44.639%)  route 5.036ns (55.361%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.843     5.445    vram_b/CLK_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  vram_b/memory_array_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.317 r  vram_b/memory_array_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.382    vram_b/memory_array_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.807 f  vram_b/memory_array_reg_1_4/DOADO[0]
                         net (fo=1, routed)           2.952    11.759    vram_b/memory_array_reg_1_4_n_35
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.883 f  vram_b/colour[7]_i_9/O
                         net (fo=42, routed)          1.239    13.122    vram_b/dataout_b[4]
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.246 r  vram_b/colour[0]_i_6/O
                         net (fo=1, routed)           0.000    13.246    vram_b/colour[0]_i_6_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    13.463 r  vram_b/colour_reg[0]_i_2/O
                         net (fo=1, routed)           0.780    14.244    vram_b/colour_reg[0]_i_2_n_0
    SLICE_X40Y107        LUT5 (Prop_lut5_I0_O)        0.299    14.543 r  vram_b/colour[0]_i_1/O
                         net (fo=1, routed)           0.000    14.543    vram_b_n_8
    SLICE_X40Y107        FDRE                                         r  colour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.501    14.923    CLK_IBUF_BUFG
    SLICE_X40Y107        FDRE                                         r  colour_reg[0]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X40Y107        FDRE (Setup_fdre_C_D)        0.032    15.100    colour_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.088ns (45.031%)  route 4.990ns (54.969%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.843     5.445    vram_b/CLK_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  vram_b/memory_array_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.317 r  vram_b/memory_array_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.382    vram_b/memory_array_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.807 f  vram_b/memory_array_reg_1_4/DOADO[0]
                         net (fo=1, routed)           2.952    11.759    vram_b/memory_array_reg_1_4_n_35
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.883 f  vram_b/colour[7]_i_9/O
                         net (fo=42, routed)          1.405    13.288    vram_b/dataout_b[4]
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  vram_b/colour[9]_i_6/O
                         net (fo=1, routed)           0.000    13.412    vram_b/colour[9]_i_6_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    13.657 r  vram_b/colour_reg[9]_i_2/O
                         net (fo=1, routed)           0.569    14.225    vram_b/colour_reg[9]_i_2_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.298    14.523 r  vram_b/colour[9]_i_1/O
                         net (fo=1, routed)           0.000    14.523    vram_b_n_1
    SLICE_X41Y106        FDRE                                         r  colour_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.502    14.924    CLK_IBUF_BUFG
    SLICE_X41Y106        FDRE                                         r  colour_reg[9]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.031    15.100    colour_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 pl_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_fb1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 7.206ns (77.180%)  route 2.131ns (22.820%))
  Logic Levels:           3  (DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.648     5.251    CLK_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  pl_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518     5.769 r  pl_y_reg[4]/Q
                         net (fo=40, routed)          1.109     6.878    pl_y[4]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_D[4]_PCOUT[47])
                                                      5.046    11.924 r  address_fb12/PCOUT[47]
                         net (fo=1, routed)           0.002    11.926    address_fb12_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    13.444 r  address_fb10__0/P[16]
                         net (fo=1, routed)           1.019    14.463    address_fb10__0_n_89
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.587 r  address_fb1[16]_i_1/O
                         net (fo=1, routed)           0.000    14.587    address_fb1[16]_i_1_n_0
    SLICE_X15Y94         FDRE                                         r  address_fb1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         1.524    14.947    CLK_IBUF_BUFG
    SLICE_X15Y94         FDRE                                         r  address_fb1_reg[16]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.029    15.199    address_fb1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.351ns (72.877%)  route 0.131ns (27.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.569     1.488    acc/U0/ADXL_Control/SYSCLK
    SLICE_X39Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.130     1.759    acc/U0/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X38Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.876 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.876    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.916 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.970 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.835     2.000    acc/U0/ADXL_Control/SYSCLK
    SLICE_X38Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.364ns (73.590%)  route 0.131ns (26.410%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.569     1.488    acc/U0/ADXL_Control/SYSCLK
    SLICE_X39Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.130     1.759    acc/U0/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X38Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.876 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.876    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.916 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.983 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.835     2.000    acc/U0/ADXL_Control/SYSCLK
    SLICE_X38Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[14]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[10]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[11]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[5]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[8]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.352%)  route 0.200ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.565     1.484    acc/U0/ADXL_Control/SYSCLK
    SLICE_X35Y101        FDRE                                         r  acc/U0/ADXL_Control/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  acc/U0/ADXL_Control/Data_Ready_reg/Q
                         net (fo=22, routed)          0.200     1.825    acc/U0/Accel_Calculation/E[0]
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=883, routed)         0.842     2.007    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X35Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[9]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDRE (Hold_fdre_C_CE)       -0.039     1.722    acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27  vram_a/memory_array_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y22  vram_a/memory_array_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  vram_a/memory_array_reg_6_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  vram_b/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  vram_b/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   vram_b/memory_array_reg_5_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26  vram_a/memory_array_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y24  vram_a/memory_array_reg_4_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y35  vram_a/memory_array_reg_6_6/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK



