Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f1ec81deda124ddfbffefea92ff42536 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ShiftAdd_Top_behav xil_defaultlib.tb_ShiftAdd_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_reg
Compiling module xil_defaultlib.shift_reg(N=9)
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.serialAdder
Compiling module xil_defaultlib.mult_control
Compiling module xil_defaultlib.ShiftAdd_Top
Compiling module xil_defaultlib.tb_ShiftAdd_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ShiftAdd_Top_behav
