Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: fifo_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo_controller"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : fifo_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\EDA\New folder\EDA\Gray_Counter.vhd" into library work
Parsing entity <Gray_Counter>.
Parsing architecture <Behavioral> of entity <gray_counter>.
Parsing VHDL file "D:\EDA\New folder\EDA\gra_to_binary.vhd" into library work
Parsing entity <gray_to_binary>.
Parsing architecture <Behavioral> of entity <gray_to_binary>.
Parsing VHDL file "D:\EDA\New folder\EDA\fifo_controller.vhd" into library work
Parsing entity <fifo_controller>.
Parsing architecture <Behavioral> of entity <fifo_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fifo_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <gray_to_binary> (architecture <Behavioral>) from library <work>.

Elaborating entity <Gray_Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\EDA\New folder\EDA\Gray_Counter.vhd" Line 51: en should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fifo_controller>.
    Related source file is "D:\EDA\New folder\EDA\fifo_controller.vhd".
    Found 4-bit comparator equal for signal <empty> created at line 92
    Found 2-bit comparator equal for signal <full> created at line 96
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal r_p may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal w_p may hinder XST clustering optimizations.
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <fifo_controller> synthesized.

Synthesizing Unit <gray_to_binary>.
    Related source file is "D:\EDA\New folder\EDA\gra_to_binary.vhd".
    Summary:
Unit <gray_to_binary> synthesized.

Synthesizing Unit <Gray_Counter>.
    Related source file is "D:\EDA\New folder\EDA\Gray_Counter.vhd".
    Found 4-bit register for signal <curr>.
    Found 1-bit register for signal <bin<31>>.
    Found 1-bit register for signal <bin<30>>.
    Found 1-bit register for signal <bin<29>>.
    Found 1-bit register for signal <bin<28>>.
    Found 1-bit register for signal <bin<27>>.
    Found 1-bit register for signal <bin<26>>.
    Found 1-bit register for signal <bin<25>>.
    Found 1-bit register for signal <bin<24>>.
    Found 1-bit register for signal <bin<23>>.
    Found 1-bit register for signal <bin<22>>.
    Found 1-bit register for signal <bin<21>>.
    Found 1-bit register for signal <bin<20>>.
    Found 1-bit register for signal <bin<19>>.
    Found 1-bit register for signal <bin<18>>.
    Found 1-bit register for signal <bin<17>>.
    Found 1-bit register for signal <bin<16>>.
    Found 1-bit register for signal <bin<15>>.
    Found 1-bit register for signal <bin<14>>.
    Found 1-bit register for signal <bin<13>>.
    Found 1-bit register for signal <bin<12>>.
    Found 1-bit register for signal <bin<11>>.
    Found 1-bit register for signal <bin<10>>.
    Found 1-bit register for signal <bin<9>>.
    Found 1-bit register for signal <bin<8>>.
    Found 1-bit register for signal <bin<7>>.
    Found 1-bit register for signal <bin<6>>.
    Found 1-bit register for signal <bin<5>>.
    Found 1-bit register for signal <bin<4>>.
    Found 1-bit register for signal <bin<3>>.
    Found 1-bit register for signal <bin<2>>.
    Found 1-bit register for signal <bin<1>>.
    Found 1-bit register for signal <bin<0>>.
    Found 32-bit adder for signal <bin[31]_GND_6_o_add_2_OUT> created at line 55.
    Found 32-bit comparator greater for signal <GND_6_o_bin[31]_LessThan_2_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Gray_Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 66
 1-bit register                                        : 64
 4-bit register                                        : 2
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    bin_31 in unit <Gray_Counter>
    bin_0 in unit <Gray_Counter>
    bin_1 in unit <Gray_Counter>
    bin_2 in unit <Gray_Counter>
    bin_3 in unit <Gray_Counter>
    bin_5 in unit <Gray_Counter>
    bin_6 in unit <Gray_Counter>
    bin_4 in unit <Gray_Counter>
    bin_7 in unit <Gray_Counter>
    bin_8 in unit <Gray_Counter>
    bin_10 in unit <Gray_Counter>
    bin_11 in unit <Gray_Counter>
    bin_9 in unit <Gray_Counter>
    bin_12 in unit <Gray_Counter>
    bin_13 in unit <Gray_Counter>
    bin_15 in unit <Gray_Counter>
    bin_16 in unit <Gray_Counter>
    bin_14 in unit <Gray_Counter>
    bin_17 in unit <Gray_Counter>
    bin_18 in unit <Gray_Counter>
    bin_20 in unit <Gray_Counter>
    bin_21 in unit <Gray_Counter>
    bin_19 in unit <Gray_Counter>
    bin_22 in unit <Gray_Counter>
    bin_23 in unit <Gray_Counter>
    bin_25 in unit <Gray_Counter>
    bin_26 in unit <Gray_Counter>
    bin_24 in unit <Gray_Counter>
    bin_27 in unit <Gray_Counter>
    bin_28 in unit <Gray_Counter>
    bin_30 in unit <Gray_Counter>
    bin_29 in unit <Gray_Counter>


Optimizing unit <fifo_controller> ...

Optimizing unit <Gray_Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo_controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 136
 Flip-Flops                                            : 136

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fifo_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 511
#      GND                         : 1
#      LUT1                        : 64
#      LUT2                        : 68
#      LUT3                        : 70
#      LUT4                        : 5
#      LUT5                        : 25
#      LUT6                        : 135
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 200
#      FDC                         : 64
#      FDE                         : 8
#      FDP                         : 64
#      LDC                         : 64
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             200  out of  126800     0%  
 Number of Slice LUTs:                  367  out of  63400     0%  
    Number used as Logic:               367  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    483
   Number with an unused Flip Flop:     283  out of    483    58%  
   Number with an unused LUT:           116  out of    483    24%  
   Number of fully used LUT-FF pairs:    84  out of    483    17%  
   Number of unique control sets:       194

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
rdclk                                                | BUFGP                   | 68    |
wclk                                                 | BUFGP                   | 68    |
r/C1/en_bin[31]_AND_1_o(r/C1/en_bin[31]_AND_1_o1:O)  | NONE(*)(r/C1/bin_31_LDC)| 1     |
r/C1/en_bin[31]_AND_63_o(r/C1/en_bin[31]_AND_63_o1:O)| NONE(*)(r/C1/bin_0_LDC) | 1     |
r/C1/en_bin[31]_AND_61_o(r/C1/en_bin[31]_AND_61_o1:O)| NONE(*)(r/C1/bin_1_LDC) | 1     |
r/C1/en_bin[31]_AND_59_o(r/C1/en_bin[31]_AND_59_o1:O)| NONE(*)(r/C1/bin_2_LDC) | 1     |
r/C1/en_bin[31]_AND_57_o(r/C1/en_bin[31]_AND_57_o1:O)| NONE(*)(r/C1/bin_3_LDC) | 1     |
r/C1/en_bin[31]_AND_53_o(r/C1/en_bin[31]_AND_53_o1:O)| NONE(*)(r/C1/bin_5_LDC) | 1     |
r/C1/en_bin[31]_AND_51_o(r/C1/en_bin[31]_AND_51_o1:O)| NONE(*)(r/C1/bin_6_LDC) | 1     |
r/C1/en_bin[31]_AND_55_o(r/C1/en_bin[31]_AND_55_o1:O)| NONE(*)(r/C1/bin_4_LDC) | 1     |
r/C1/en_bin[31]_AND_49_o(r/C1/en_bin[31]_AND_49_o1:O)| NONE(*)(r/C1/bin_7_LDC) | 1     |
r/C1/en_bin[31]_AND_47_o(r/C1/en_bin[31]_AND_47_o1:O)| NONE(*)(r/C1/bin_8_LDC) | 1     |
r/C1/en_bin[31]_AND_43_o(r/C1/en_bin[31]_AND_43_o1:O)| NONE(*)(r/C1/bin_10_LDC)| 1     |
r/C1/en_bin[31]_AND_41_o(r/C1/en_bin[31]_AND_41_o1:O)| NONE(*)(r/C1/bin_11_LDC)| 1     |
r/C1/en_bin[31]_AND_45_o(r/C1/en_bin[31]_AND_45_o1:O)| NONE(*)(r/C1/bin_9_LDC) | 1     |
r/C1/en_bin[31]_AND_39_o(r/C1/en_bin[31]_AND_39_o1:O)| NONE(*)(r/C1/bin_12_LDC)| 1     |
r/C1/en_bin[31]_AND_37_o(r/C1/en_bin[31]_AND_37_o1:O)| NONE(*)(r/C1/bin_13_LDC)| 1     |
r/C1/en_bin[31]_AND_33_o(r/C1/en_bin[31]_AND_33_o1:O)| NONE(*)(r/C1/bin_15_LDC)| 1     |
r/C1/en_bin[31]_AND_31_o(r/C1/en_bin[31]_AND_31_o1:O)| NONE(*)(r/C1/bin_16_LDC)| 1     |
r/C1/en_bin[31]_AND_35_o(r/C1/en_bin[31]_AND_35_o1:O)| NONE(*)(r/C1/bin_14_LDC)| 1     |
r/C1/en_bin[31]_AND_29_o(r/C1/en_bin[31]_AND_29_o1:O)| NONE(*)(r/C1/bin_17_LDC)| 1     |
r/C1/en_bin[31]_AND_27_o(r/C1/en_bin[31]_AND_27_o1:O)| NONE(*)(r/C1/bin_18_LDC)| 1     |
r/C1/en_bin[31]_AND_23_o(r/C1/en_bin[31]_AND_23_o1:O)| NONE(*)(r/C1/bin_20_LDC)| 1     |
r/C1/en_bin[31]_AND_21_o(r/C1/en_bin[31]_AND_21_o1:O)| NONE(*)(r/C1/bin_21_LDC)| 1     |
r/C1/en_bin[31]_AND_25_o(r/C1/en_bin[31]_AND_25_o1:O)| NONE(*)(r/C1/bin_19_LDC)| 1     |
r/C1/en_bin[31]_AND_19_o(r/C1/en_bin[31]_AND_19_o1:O)| NONE(*)(r/C1/bin_22_LDC)| 1     |
r/C1/en_bin[31]_AND_17_o(r/C1/en_bin[31]_AND_17_o1:O)| NONE(*)(r/C1/bin_23_LDC)| 1     |
r/C1/en_bin[31]_AND_13_o(r/C1/en_bin[31]_AND_13_o1:O)| NONE(*)(r/C1/bin_25_LDC)| 1     |
r/C1/en_bin[31]_AND_11_o(r/C1/en_bin[31]_AND_11_o1:O)| NONE(*)(r/C1/bin_26_LDC)| 1     |
r/C1/en_bin[31]_AND_15_o(r/C1/en_bin[31]_AND_15_o1:O)| NONE(*)(r/C1/bin_24_LDC)| 1     |
r/C1/en_bin[31]_AND_9_o(r/C1/en_bin[31]_AND_9_o1:O)  | NONE(*)(r/C1/bin_27_LDC)| 1     |
r/C1/en_bin[31]_AND_7_o(r/C1/en_bin[31]_AND_7_o1:O)  | NONE(*)(r/C1/bin_28_LDC)| 1     |
r/C1/en_bin[31]_AND_3_o(r/C1/en_bin[31]_AND_3_o1:O)  | NONE(*)(r/C1/bin_30_LDC)| 1     |
r/C1/en_bin[31]_AND_5_o(r/C1/en_bin[31]_AND_5_o1:O)  | NONE(*)(r/C1/bin_29_LDC)| 1     |
w/C1/en_bin[31]_AND_1_o(w/C1/en_bin[31]_AND_1_o1:O)  | NONE(*)(w/C1/bin_31_LDC)| 1     |
w/C1/en_bin[31]_AND_63_o(w/C1/en_bin[31]_AND_63_o1:O)| NONE(*)(w/C1/bin_0_LDC) | 1     |
w/C1/en_bin[31]_AND_61_o(w/C1/en_bin[31]_AND_61_o1:O)| NONE(*)(w/C1/bin_1_LDC) | 1     |
w/C1/en_bin[31]_AND_59_o(w/C1/en_bin[31]_AND_59_o1:O)| NONE(*)(w/C1/bin_2_LDC) | 1     |
w/C1/en_bin[31]_AND_57_o(w/C1/en_bin[31]_AND_57_o1:O)| NONE(*)(w/C1/bin_3_LDC) | 1     |
w/C1/en_bin[31]_AND_53_o(w/C1/en_bin[31]_AND_53_o1:O)| NONE(*)(w/C1/bin_5_LDC) | 1     |
w/C1/en_bin[31]_AND_51_o(w/C1/en_bin[31]_AND_51_o1:O)| NONE(*)(w/C1/bin_6_LDC) | 1     |
w/C1/en_bin[31]_AND_55_o(w/C1/en_bin[31]_AND_55_o1:O)| NONE(*)(w/C1/bin_4_LDC) | 1     |
w/C1/en_bin[31]_AND_49_o(w/C1/en_bin[31]_AND_49_o1:O)| NONE(*)(w/C1/bin_7_LDC) | 1     |
w/C1/en_bin[31]_AND_47_o(w/C1/en_bin[31]_AND_47_o1:O)| NONE(*)(w/C1/bin_8_LDC) | 1     |
w/C1/en_bin[31]_AND_43_o(w/C1/en_bin[31]_AND_43_o1:O)| NONE(*)(w/C1/bin_10_LDC)| 1     |
w/C1/en_bin[31]_AND_41_o(w/C1/en_bin[31]_AND_41_o1:O)| NONE(*)(w/C1/bin_11_LDC)| 1     |
w/C1/en_bin[31]_AND_45_o(w/C1/en_bin[31]_AND_45_o1:O)| NONE(*)(w/C1/bin_9_LDC) | 1     |
w/C1/en_bin[31]_AND_39_o(w/C1/en_bin[31]_AND_39_o1:O)| NONE(*)(w/C1/bin_12_LDC)| 1     |
w/C1/en_bin[31]_AND_37_o(w/C1/en_bin[31]_AND_37_o1:O)| NONE(*)(w/C1/bin_13_LDC)| 1     |
w/C1/en_bin[31]_AND_33_o(w/C1/en_bin[31]_AND_33_o1:O)| NONE(*)(w/C1/bin_15_LDC)| 1     |
w/C1/en_bin[31]_AND_31_o(w/C1/en_bin[31]_AND_31_o1:O)| NONE(*)(w/C1/bin_16_LDC)| 1     |
w/C1/en_bin[31]_AND_35_o(w/C1/en_bin[31]_AND_35_o1:O)| NONE(*)(w/C1/bin_14_LDC)| 1     |
w/C1/en_bin[31]_AND_29_o(w/C1/en_bin[31]_AND_29_o1:O)| NONE(*)(w/C1/bin_17_LDC)| 1     |
w/C1/en_bin[31]_AND_27_o(w/C1/en_bin[31]_AND_27_o1:O)| NONE(*)(w/C1/bin_18_LDC)| 1     |
w/C1/en_bin[31]_AND_23_o(w/C1/en_bin[31]_AND_23_o1:O)| NONE(*)(w/C1/bin_20_LDC)| 1     |
w/C1/en_bin[31]_AND_21_o(w/C1/en_bin[31]_AND_21_o1:O)| NONE(*)(w/C1/bin_21_LDC)| 1     |
w/C1/en_bin[31]_AND_25_o(w/C1/en_bin[31]_AND_25_o1:O)| NONE(*)(w/C1/bin_19_LDC)| 1     |
w/C1/en_bin[31]_AND_19_o(w/C1/en_bin[31]_AND_19_o1:O)| NONE(*)(w/C1/bin_22_LDC)| 1     |
w/C1/en_bin[31]_AND_17_o(w/C1/en_bin[31]_AND_17_o1:O)| NONE(*)(w/C1/bin_23_LDC)| 1     |
w/C1/en_bin[31]_AND_13_o(w/C1/en_bin[31]_AND_13_o1:O)| NONE(*)(w/C1/bin_25_LDC)| 1     |
w/C1/en_bin[31]_AND_11_o(w/C1/en_bin[31]_AND_11_o1:O)| NONE(*)(w/C1/bin_26_LDC)| 1     |
w/C1/en_bin[31]_AND_15_o(w/C1/en_bin[31]_AND_15_o1:O)| NONE(*)(w/C1/bin_24_LDC)| 1     |
w/C1/en_bin[31]_AND_9_o(w/C1/en_bin[31]_AND_9_o1:O)  | NONE(*)(w/C1/bin_27_LDC)| 1     |
w/C1/en_bin[31]_AND_7_o(w/C1/en_bin[31]_AND_7_o1:O)  | NONE(*)(w/C1/bin_28_LDC)| 1     |
w/C1/en_bin[31]_AND_3_o(w/C1/en_bin[31]_AND_3_o1:O)  | NONE(*)(w/C1/bin_30_LDC)| 1     |
w/C1/en_bin[31]_AND_5_o(w/C1/en_bin[31]_AND_5_o1:O)  | NONE(*)(w/C1/bin_29_LDC)| 1     |
-----------------------------------------------------+-------------------------+-------+
(*) These 64 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.043ns (Maximum Frequency: 328.623MHz)
   Minimum input arrival time before clock: 1.545ns
   Maximum output required time after clock: 1.836ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rdclk'
  Clock period: 3.043ns (frequency: 328.623MHz)
  Total number of paths / destination ports: 10206 / 136
-------------------------------------------------------------------------
Delay:               3.043ns (Levels of Logic = 34)
  Source:            r/C1/bin_1_P_1 (FF)
  Destination:       r/C1/bin_31_C_31 (FF)
  Source Clock:      rdclk rising
  Destination Clock: rdclk rising

  Data Path: r/C1/bin_1_P_1 to r/C1/bin_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.361   0.398  r/C1/bin_1_P_1 (r/C1/bin_1_P_1)
     LUT3:I1->O            2   0.097   0.300  r/C1/bin_110 (r/C1/bin_1)
     LUT1:I0->O            1   0.097   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>_rt (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.353   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<2> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<3> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<4> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<5> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<6> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<7> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<8> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<9> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<10> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<11> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<12> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<13> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<14> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<15> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<16> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<17> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<18> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<19> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<20> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<21> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<22> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<23> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<24> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<25> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<26> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<27> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<28> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<29> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<30> (r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.295  r/C1/Madd_bin[31]_GND_6_o_add_2_OUT_xor<31> (r/C1/bin[31]_GND_6_o_add_2_OUT<31>)
     LUT2:I1->O            2   0.097   0.000  r/C1/Mmux_GND_6_o_bin[31]_mux_3_OUT251 (r/C1/GND_6_o_bin[31]_mux_3_OUT<31>)
     FDC:D                     0.008          r/C1/bin_31_C_31
    ----------------------------------------
    Total                      3.043ns (2.050ns logic, 0.993ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wclk'
  Clock period: 3.043ns (frequency: 328.623MHz)
  Total number of paths / destination ports: 10070 / 136
-------------------------------------------------------------------------
Delay:               3.043ns (Levels of Logic = 34)
  Source:            w/C1/bin_1_P_1 (FF)
  Destination:       w/C1/bin_31_C_31 (FF)
  Source Clock:      wclk rising
  Destination Clock: wclk rising

  Data Path: w/C1/bin_1_P_1 to w/C1/bin_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.361   0.398  w/C1/bin_1_P_1 (w/C1/bin_1_P_1)
     LUT3:I1->O            2   0.097   0.300  w/C1/bin_110 (w/C1/bin_1)
     LUT1:I0->O            1   0.097   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>_rt (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.353   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<2> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<3> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<4> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<5> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<6> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<7> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<8> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<9> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<10> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<11> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<12> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<13> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<14> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<15> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<16> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<17> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<18> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<19> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<20> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<21> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<22> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<23> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<24> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<25> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<26> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<27> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<28> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<29> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<30> (w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.295  w/C1/Madd_bin[31]_GND_6_o_add_2_OUT_xor<31> (w/C1/bin[31]_GND_6_o_add_2_OUT<31>)
     LUT2:I1->O            2   0.097   0.000  w/C1/Mmux_GND_6_o_bin[31]_mux_3_OUT251 (w/C1/GND_6_o_bin[31]_mux_3_OUT<31>)
     FDC:D                     0.008          w/C1/bin_31_C_31
    ----------------------------------------
    Total                      3.043ns (2.050ns logic, 0.993ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_1_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_31_LDC (LATCH)
  Destination:       r/C1/bin_31_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_1_o falling
  Destination Clock: r/C1/en_bin[31]_AND_1_o falling

  Data Path: r/C1/bin_31_LDC to r/C1/bin_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_31_LDC (r/C1/bin_31_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_2_o1 (r/C1/en_bin[31]_AND_2_o)
     LDC:CLR                   0.349          r/C1/bin_31_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_63_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            r/C1/bin_0_LDC (LATCH)
  Destination:       r/C1/bin_0_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_63_o falling
  Destination Clock: r/C1/en_bin[31]_AND_63_o falling

  Data Path: r/C1/bin_0_LDC to r/C1/bin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  r/C1/bin_0_LDC (r/C1/bin_0_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_64_o1 (r/C1/en_bin[31]_AND_64_o)
     LDC:CLR                   0.349          r/C1/bin_0_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_61_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            r/C1/bin_1_LDC (LATCH)
  Destination:       r/C1/bin_1_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_61_o falling
  Destination Clock: r/C1/en_bin[31]_AND_61_o falling

  Data Path: r/C1/bin_1_LDC to r/C1/bin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  r/C1/bin_1_LDC (r/C1/bin_1_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_62_o1 (r/C1/en_bin[31]_AND_62_o)
     LDC:CLR                   0.349          r/C1/bin_1_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_59_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            r/C1/bin_2_LDC (LATCH)
  Destination:       r/C1/bin_2_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_59_o falling
  Destination Clock: r/C1/en_bin[31]_AND_59_o falling

  Data Path: r/C1/bin_2_LDC to r/C1/bin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  r/C1/bin_2_LDC (r/C1/bin_2_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_60_o1 (r/C1/en_bin[31]_AND_60_o)
     LDC:CLR                   0.349          r/C1/bin_2_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_57_o'
  Clock period: 1.595ns (frequency: 627.038MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.595ns (Levels of Logic = 1)
  Source:            r/C1/bin_3_LDC (LATCH)
  Destination:       r/C1/bin_3_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_57_o falling
  Destination Clock: r/C1/en_bin[31]_AND_57_o falling

  Data Path: r/C1/bin_3_LDC to r/C1/bin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.393  r/C1/bin_3_LDC (r/C1/bin_3_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_58_o1 (r/C1/en_bin[31]_AND_58_o)
     LDC:CLR                   0.349          r/C1/bin_3_LDC
    ----------------------------------------
    Total                      1.595ns (0.918ns logic, 0.677ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_53_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_5_LDC (LATCH)
  Destination:       r/C1/bin_5_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_53_o falling
  Destination Clock: r/C1/en_bin[31]_AND_53_o falling

  Data Path: r/C1/bin_5_LDC to r/C1/bin_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_5_LDC (r/C1/bin_5_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_54_o1 (r/C1/en_bin[31]_AND_54_o)
     LDC:CLR                   0.349          r/C1/bin_5_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_51_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_6_LDC (LATCH)
  Destination:       r/C1/bin_6_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_51_o falling
  Destination Clock: r/C1/en_bin[31]_AND_51_o falling

  Data Path: r/C1/bin_6_LDC to r/C1/bin_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_6_LDC (r/C1/bin_6_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_52_o1 (r/C1/en_bin[31]_AND_52_o)
     LDC:CLR                   0.349          r/C1/bin_6_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_55_o'
  Clock period: 1.595ns (frequency: 627.038MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.595ns (Levels of Logic = 1)
  Source:            r/C1/bin_4_LDC (LATCH)
  Destination:       r/C1/bin_4_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_55_o falling
  Destination Clock: r/C1/en_bin[31]_AND_55_o falling

  Data Path: r/C1/bin_4_LDC to r/C1/bin_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.393  r/C1/bin_4_LDC (r/C1/bin_4_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_56_o1 (r/C1/en_bin[31]_AND_56_o)
     LDC:CLR                   0.349          r/C1/bin_4_LDC
    ----------------------------------------
    Total                      1.595ns (0.918ns logic, 0.677ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_49_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_7_LDC (LATCH)
  Destination:       r/C1/bin_7_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_49_o falling
  Destination Clock: r/C1/en_bin[31]_AND_49_o falling

  Data Path: r/C1/bin_7_LDC to r/C1/bin_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_7_LDC (r/C1/bin_7_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_50_o1 (r/C1/en_bin[31]_AND_50_o)
     LDC:CLR                   0.349          r/C1/bin_7_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_47_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_8_LDC (LATCH)
  Destination:       r/C1/bin_8_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_47_o falling
  Destination Clock: r/C1/en_bin[31]_AND_47_o falling

  Data Path: r/C1/bin_8_LDC to r/C1/bin_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_8_LDC (r/C1/bin_8_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_48_o1 (r/C1/en_bin[31]_AND_48_o)
     LDC:CLR                   0.349          r/C1/bin_8_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_43_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_10_LDC (LATCH)
  Destination:       r/C1/bin_10_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_43_o falling
  Destination Clock: r/C1/en_bin[31]_AND_43_o falling

  Data Path: r/C1/bin_10_LDC to r/C1/bin_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_10_LDC (r/C1/bin_10_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_44_o1 (r/C1/en_bin[31]_AND_44_o)
     LDC:CLR                   0.349          r/C1/bin_10_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_41_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_11_LDC (LATCH)
  Destination:       r/C1/bin_11_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_41_o falling
  Destination Clock: r/C1/en_bin[31]_AND_41_o falling

  Data Path: r/C1/bin_11_LDC to r/C1/bin_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_11_LDC (r/C1/bin_11_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_42_o1 (r/C1/en_bin[31]_AND_42_o)
     LDC:CLR                   0.349          r/C1/bin_11_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_45_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_9_LDC (LATCH)
  Destination:       r/C1/bin_9_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_45_o falling
  Destination Clock: r/C1/en_bin[31]_AND_45_o falling

  Data Path: r/C1/bin_9_LDC to r/C1/bin_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_9_LDC (r/C1/bin_9_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_46_o1 (r/C1/en_bin[31]_AND_46_o)
     LDC:CLR                   0.349          r/C1/bin_9_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_39_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_12_LDC (LATCH)
  Destination:       r/C1/bin_12_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_39_o falling
  Destination Clock: r/C1/en_bin[31]_AND_39_o falling

  Data Path: r/C1/bin_12_LDC to r/C1/bin_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_12_LDC (r/C1/bin_12_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_40_o1 (r/C1/en_bin[31]_AND_40_o)
     LDC:CLR                   0.349          r/C1/bin_12_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_37_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_13_LDC (LATCH)
  Destination:       r/C1/bin_13_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_37_o falling
  Destination Clock: r/C1/en_bin[31]_AND_37_o falling

  Data Path: r/C1/bin_13_LDC to r/C1/bin_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_13_LDC (r/C1/bin_13_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_38_o1 (r/C1/en_bin[31]_AND_38_o)
     LDC:CLR                   0.349          r/C1/bin_13_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_33_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_15_LDC (LATCH)
  Destination:       r/C1/bin_15_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_33_o falling
  Destination Clock: r/C1/en_bin[31]_AND_33_o falling

  Data Path: r/C1/bin_15_LDC to r/C1/bin_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_15_LDC (r/C1/bin_15_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_34_o1 (r/C1/en_bin[31]_AND_34_o)
     LDC:CLR                   0.349          r/C1/bin_15_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_31_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_16_LDC (LATCH)
  Destination:       r/C1/bin_16_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_31_o falling
  Destination Clock: r/C1/en_bin[31]_AND_31_o falling

  Data Path: r/C1/bin_16_LDC to r/C1/bin_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_16_LDC (r/C1/bin_16_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_32_o1 (r/C1/en_bin[31]_AND_32_o)
     LDC:CLR                   0.349          r/C1/bin_16_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_35_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_14_LDC (LATCH)
  Destination:       r/C1/bin_14_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_35_o falling
  Destination Clock: r/C1/en_bin[31]_AND_35_o falling

  Data Path: r/C1/bin_14_LDC to r/C1/bin_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_14_LDC (r/C1/bin_14_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_36_o1 (r/C1/en_bin[31]_AND_36_o)
     LDC:CLR                   0.349          r/C1/bin_14_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_29_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_17_LDC (LATCH)
  Destination:       r/C1/bin_17_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_29_o falling
  Destination Clock: r/C1/en_bin[31]_AND_29_o falling

  Data Path: r/C1/bin_17_LDC to r/C1/bin_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_17_LDC (r/C1/bin_17_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_30_o1 (r/C1/en_bin[31]_AND_30_o)
     LDC:CLR                   0.349          r/C1/bin_17_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_27_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_18_LDC (LATCH)
  Destination:       r/C1/bin_18_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_27_o falling
  Destination Clock: r/C1/en_bin[31]_AND_27_o falling

  Data Path: r/C1/bin_18_LDC to r/C1/bin_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_18_LDC (r/C1/bin_18_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_28_o1 (r/C1/en_bin[31]_AND_28_o)
     LDC:CLR                   0.349          r/C1/bin_18_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_23_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_20_LDC (LATCH)
  Destination:       r/C1/bin_20_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_23_o falling
  Destination Clock: r/C1/en_bin[31]_AND_23_o falling

  Data Path: r/C1/bin_20_LDC to r/C1/bin_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_20_LDC (r/C1/bin_20_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_24_o1 (r/C1/en_bin[31]_AND_24_o)
     LDC:CLR                   0.349          r/C1/bin_20_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_21_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_21_LDC (LATCH)
  Destination:       r/C1/bin_21_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_21_o falling
  Destination Clock: r/C1/en_bin[31]_AND_21_o falling

  Data Path: r/C1/bin_21_LDC to r/C1/bin_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_21_LDC (r/C1/bin_21_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_22_o1 (r/C1/en_bin[31]_AND_22_o)
     LDC:CLR                   0.349          r/C1/bin_21_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_25_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_19_LDC (LATCH)
  Destination:       r/C1/bin_19_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_25_o falling
  Destination Clock: r/C1/en_bin[31]_AND_25_o falling

  Data Path: r/C1/bin_19_LDC to r/C1/bin_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_19_LDC (r/C1/bin_19_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_26_o1 (r/C1/en_bin[31]_AND_26_o)
     LDC:CLR                   0.349          r/C1/bin_19_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_19_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_22_LDC (LATCH)
  Destination:       r/C1/bin_22_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_19_o falling
  Destination Clock: r/C1/en_bin[31]_AND_19_o falling

  Data Path: r/C1/bin_22_LDC to r/C1/bin_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_22_LDC (r/C1/bin_22_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_20_o1 (r/C1/en_bin[31]_AND_20_o)
     LDC:CLR                   0.349          r/C1/bin_22_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_17_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_23_LDC (LATCH)
  Destination:       r/C1/bin_23_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_17_o falling
  Destination Clock: r/C1/en_bin[31]_AND_17_o falling

  Data Path: r/C1/bin_23_LDC to r/C1/bin_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_23_LDC (r/C1/bin_23_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_18_o1 (r/C1/en_bin[31]_AND_18_o)
     LDC:CLR                   0.349          r/C1/bin_23_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_13_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_25_LDC (LATCH)
  Destination:       r/C1/bin_25_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_13_o falling
  Destination Clock: r/C1/en_bin[31]_AND_13_o falling

  Data Path: r/C1/bin_25_LDC to r/C1/bin_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_25_LDC (r/C1/bin_25_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_14_o1 (r/C1/en_bin[31]_AND_14_o)
     LDC:CLR                   0.349          r/C1/bin_25_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_11_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_26_LDC (LATCH)
  Destination:       r/C1/bin_26_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_11_o falling
  Destination Clock: r/C1/en_bin[31]_AND_11_o falling

  Data Path: r/C1/bin_26_LDC to r/C1/bin_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_26_LDC (r/C1/bin_26_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_12_o1 (r/C1/en_bin[31]_AND_12_o)
     LDC:CLR                   0.349          r/C1/bin_26_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_15_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_24_LDC (LATCH)
  Destination:       r/C1/bin_24_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_15_o falling
  Destination Clock: r/C1/en_bin[31]_AND_15_o falling

  Data Path: r/C1/bin_24_LDC to r/C1/bin_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_24_LDC (r/C1/bin_24_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_16_o1 (r/C1/en_bin[31]_AND_16_o)
     LDC:CLR                   0.349          r/C1/bin_24_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_9_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_27_LDC (LATCH)
  Destination:       r/C1/bin_27_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_9_o falling
  Destination Clock: r/C1/en_bin[31]_AND_9_o falling

  Data Path: r/C1/bin_27_LDC to r/C1/bin_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_27_LDC (r/C1/bin_27_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_10_o1 (r/C1/en_bin[31]_AND_10_o)
     LDC:CLR                   0.349          r/C1/bin_27_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_7_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_28_LDC (LATCH)
  Destination:       r/C1/bin_28_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_7_o falling
  Destination Clock: r/C1/en_bin[31]_AND_7_o falling

  Data Path: r/C1/bin_28_LDC to r/C1/bin_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_28_LDC (r/C1/bin_28_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_8_o1 (r/C1/en_bin[31]_AND_8_o)
     LDC:CLR                   0.349          r/C1/bin_28_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_3_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_30_LDC (LATCH)
  Destination:       r/C1/bin_30_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_3_o falling
  Destination Clock: r/C1/en_bin[31]_AND_3_o falling

  Data Path: r/C1/bin_30_LDC to r/C1/bin_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_30_LDC (r/C1/bin_30_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_4_o1 (r/C1/en_bin[31]_AND_4_o)
     LDC:CLR                   0.349          r/C1/bin_30_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r/C1/en_bin[31]_AND_5_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            r/C1/bin_29_LDC (LATCH)
  Destination:       r/C1/bin_29_LDC (LATCH)
  Source Clock:      r/C1/en_bin[31]_AND_5_o falling
  Destination Clock: r/C1/en_bin[31]_AND_5_o falling

  Data Path: r/C1/bin_29_LDC to r/C1/bin_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  r/C1/bin_29_LDC (r/C1/bin_29_LDC)
     LUT6:I4->O            2   0.097   0.283  r/C1/en_bin[31]_AND_6_o1 (r/C1/en_bin[31]_AND_6_o)
     LDC:CLR                   0.349          r/C1/bin_29_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_1_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_31_LDC (LATCH)
  Destination:       w/C1/bin_31_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_1_o falling
  Destination Clock: w/C1/en_bin[31]_AND_1_o falling

  Data Path: w/C1/bin_31_LDC to w/C1/bin_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_31_LDC (w/C1/bin_31_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_2_o1 (w/C1/en_bin[31]_AND_2_o)
     LDC:CLR                   0.349          w/C1/bin_31_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_63_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            w/C1/bin_0_LDC (LATCH)
  Destination:       w/C1/bin_0_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_63_o falling
  Destination Clock: w/C1/en_bin[31]_AND_63_o falling

  Data Path: w/C1/bin_0_LDC to w/C1/bin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  w/C1/bin_0_LDC (w/C1/bin_0_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_64_o1 (w/C1/en_bin[31]_AND_64_o)
     LDC:CLR                   0.349          w/C1/bin_0_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_61_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            w/C1/bin_1_LDC (LATCH)
  Destination:       w/C1/bin_1_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_61_o falling
  Destination Clock: w/C1/en_bin[31]_AND_61_o falling

  Data Path: w/C1/bin_1_LDC to w/C1/bin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  w/C1/bin_1_LDC (w/C1/bin_1_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_62_o1 (w/C1/en_bin[31]_AND_62_o)
     LDC:CLR                   0.349          w/C1/bin_1_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_59_o'
  Clock period: 1.600ns (frequency: 625.117MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            w/C1/bin_2_LDC (LATCH)
  Destination:       w/C1/bin_2_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_59_o falling
  Destination Clock: w/C1/en_bin[31]_AND_59_o falling

  Data Path: w/C1/bin_2_LDC to w/C1/bin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.398  w/C1/bin_2_LDC (w/C1/bin_2_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_60_o1 (w/C1/en_bin[31]_AND_60_o)
     LDC:CLR                   0.349          w/C1/bin_2_LDC
    ----------------------------------------
    Total                      1.600ns (0.918ns logic, 0.682ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_57_o'
  Clock period: 1.595ns (frequency: 627.038MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.595ns (Levels of Logic = 1)
  Source:            w/C1/bin_3_LDC (LATCH)
  Destination:       w/C1/bin_3_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_57_o falling
  Destination Clock: w/C1/en_bin[31]_AND_57_o falling

  Data Path: w/C1/bin_3_LDC to w/C1/bin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.393  w/C1/bin_3_LDC (w/C1/bin_3_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_58_o1 (w/C1/en_bin[31]_AND_58_o)
     LDC:CLR                   0.349          w/C1/bin_3_LDC
    ----------------------------------------
    Total                      1.595ns (0.918ns logic, 0.677ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_53_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_5_LDC (LATCH)
  Destination:       w/C1/bin_5_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_53_o falling
  Destination Clock: w/C1/en_bin[31]_AND_53_o falling

  Data Path: w/C1/bin_5_LDC to w/C1/bin_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_5_LDC (w/C1/bin_5_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_54_o1 (w/C1/en_bin[31]_AND_54_o)
     LDC:CLR                   0.349          w/C1/bin_5_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_51_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_6_LDC (LATCH)
  Destination:       w/C1/bin_6_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_51_o falling
  Destination Clock: w/C1/en_bin[31]_AND_51_o falling

  Data Path: w/C1/bin_6_LDC to w/C1/bin_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_6_LDC (w/C1/bin_6_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_52_o1 (w/C1/en_bin[31]_AND_52_o)
     LDC:CLR                   0.349          w/C1/bin_6_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_55_o'
  Clock period: 1.595ns (frequency: 627.038MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.595ns (Levels of Logic = 1)
  Source:            w/C1/bin_4_LDC (LATCH)
  Destination:       w/C1/bin_4_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_55_o falling
  Destination Clock: w/C1/en_bin[31]_AND_55_o falling

  Data Path: w/C1/bin_4_LDC to w/C1/bin_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.393  w/C1/bin_4_LDC (w/C1/bin_4_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_56_o1 (w/C1/en_bin[31]_AND_56_o)
     LDC:CLR                   0.349          w/C1/bin_4_LDC
    ----------------------------------------
    Total                      1.595ns (0.918ns logic, 0.677ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_49_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_7_LDC (LATCH)
  Destination:       w/C1/bin_7_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_49_o falling
  Destination Clock: w/C1/en_bin[31]_AND_49_o falling

  Data Path: w/C1/bin_7_LDC to w/C1/bin_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_7_LDC (w/C1/bin_7_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_50_o1 (w/C1/en_bin[31]_AND_50_o)
     LDC:CLR                   0.349          w/C1/bin_7_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_47_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_8_LDC (LATCH)
  Destination:       w/C1/bin_8_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_47_o falling
  Destination Clock: w/C1/en_bin[31]_AND_47_o falling

  Data Path: w/C1/bin_8_LDC to w/C1/bin_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_8_LDC (w/C1/bin_8_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_48_o1 (w/C1/en_bin[31]_AND_48_o)
     LDC:CLR                   0.349          w/C1/bin_8_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_43_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_10_LDC (LATCH)
  Destination:       w/C1/bin_10_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_43_o falling
  Destination Clock: w/C1/en_bin[31]_AND_43_o falling

  Data Path: w/C1/bin_10_LDC to w/C1/bin_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_10_LDC (w/C1/bin_10_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_44_o1 (w/C1/en_bin[31]_AND_44_o)
     LDC:CLR                   0.349          w/C1/bin_10_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_41_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_11_LDC (LATCH)
  Destination:       w/C1/bin_11_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_41_o falling
  Destination Clock: w/C1/en_bin[31]_AND_41_o falling

  Data Path: w/C1/bin_11_LDC to w/C1/bin_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_11_LDC (w/C1/bin_11_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_42_o1 (w/C1/en_bin[31]_AND_42_o)
     LDC:CLR                   0.349          w/C1/bin_11_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_45_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_9_LDC (LATCH)
  Destination:       w/C1/bin_9_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_45_o falling
  Destination Clock: w/C1/en_bin[31]_AND_45_o falling

  Data Path: w/C1/bin_9_LDC to w/C1/bin_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_9_LDC (w/C1/bin_9_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_46_o1 (w/C1/en_bin[31]_AND_46_o)
     LDC:CLR                   0.349          w/C1/bin_9_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_39_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_12_LDC (LATCH)
  Destination:       w/C1/bin_12_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_39_o falling
  Destination Clock: w/C1/en_bin[31]_AND_39_o falling

  Data Path: w/C1/bin_12_LDC to w/C1/bin_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_12_LDC (w/C1/bin_12_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_40_o1 (w/C1/en_bin[31]_AND_40_o)
     LDC:CLR                   0.349          w/C1/bin_12_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_37_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_13_LDC (LATCH)
  Destination:       w/C1/bin_13_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_37_o falling
  Destination Clock: w/C1/en_bin[31]_AND_37_o falling

  Data Path: w/C1/bin_13_LDC to w/C1/bin_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_13_LDC (w/C1/bin_13_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_38_o1 (w/C1/en_bin[31]_AND_38_o)
     LDC:CLR                   0.349          w/C1/bin_13_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_33_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_15_LDC (LATCH)
  Destination:       w/C1/bin_15_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_33_o falling
  Destination Clock: w/C1/en_bin[31]_AND_33_o falling

  Data Path: w/C1/bin_15_LDC to w/C1/bin_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_15_LDC (w/C1/bin_15_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_34_o1 (w/C1/en_bin[31]_AND_34_o)
     LDC:CLR                   0.349          w/C1/bin_15_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_31_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_16_LDC (LATCH)
  Destination:       w/C1/bin_16_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_31_o falling
  Destination Clock: w/C1/en_bin[31]_AND_31_o falling

  Data Path: w/C1/bin_16_LDC to w/C1/bin_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_16_LDC (w/C1/bin_16_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_32_o1 (w/C1/en_bin[31]_AND_32_o)
     LDC:CLR                   0.349          w/C1/bin_16_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_35_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_14_LDC (LATCH)
  Destination:       w/C1/bin_14_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_35_o falling
  Destination Clock: w/C1/en_bin[31]_AND_35_o falling

  Data Path: w/C1/bin_14_LDC to w/C1/bin_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_14_LDC (w/C1/bin_14_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_36_o1 (w/C1/en_bin[31]_AND_36_o)
     LDC:CLR                   0.349          w/C1/bin_14_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_29_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_17_LDC (LATCH)
  Destination:       w/C1/bin_17_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_29_o falling
  Destination Clock: w/C1/en_bin[31]_AND_29_o falling

  Data Path: w/C1/bin_17_LDC to w/C1/bin_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_17_LDC (w/C1/bin_17_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_30_o1 (w/C1/en_bin[31]_AND_30_o)
     LDC:CLR                   0.349          w/C1/bin_17_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_27_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_18_LDC (LATCH)
  Destination:       w/C1/bin_18_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_27_o falling
  Destination Clock: w/C1/en_bin[31]_AND_27_o falling

  Data Path: w/C1/bin_18_LDC to w/C1/bin_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_18_LDC (w/C1/bin_18_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_28_o1 (w/C1/en_bin[31]_AND_28_o)
     LDC:CLR                   0.349          w/C1/bin_18_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_23_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_20_LDC (LATCH)
  Destination:       w/C1/bin_20_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_23_o falling
  Destination Clock: w/C1/en_bin[31]_AND_23_o falling

  Data Path: w/C1/bin_20_LDC to w/C1/bin_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_20_LDC (w/C1/bin_20_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_24_o1 (w/C1/en_bin[31]_AND_24_o)
     LDC:CLR                   0.349          w/C1/bin_20_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_21_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_21_LDC (LATCH)
  Destination:       w/C1/bin_21_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_21_o falling
  Destination Clock: w/C1/en_bin[31]_AND_21_o falling

  Data Path: w/C1/bin_21_LDC to w/C1/bin_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_21_LDC (w/C1/bin_21_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_22_o1 (w/C1/en_bin[31]_AND_22_o)
     LDC:CLR                   0.349          w/C1/bin_21_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_25_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_19_LDC (LATCH)
  Destination:       w/C1/bin_19_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_25_o falling
  Destination Clock: w/C1/en_bin[31]_AND_25_o falling

  Data Path: w/C1/bin_19_LDC to w/C1/bin_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_19_LDC (w/C1/bin_19_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_26_o1 (w/C1/en_bin[31]_AND_26_o)
     LDC:CLR                   0.349          w/C1/bin_19_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_19_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_22_LDC (LATCH)
  Destination:       w/C1/bin_22_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_19_o falling
  Destination Clock: w/C1/en_bin[31]_AND_19_o falling

  Data Path: w/C1/bin_22_LDC to w/C1/bin_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_22_LDC (w/C1/bin_22_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_20_o1 (w/C1/en_bin[31]_AND_20_o)
     LDC:CLR                   0.349          w/C1/bin_22_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_17_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_23_LDC (LATCH)
  Destination:       w/C1/bin_23_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_17_o falling
  Destination Clock: w/C1/en_bin[31]_AND_17_o falling

  Data Path: w/C1/bin_23_LDC to w/C1/bin_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_23_LDC (w/C1/bin_23_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_18_o1 (w/C1/en_bin[31]_AND_18_o)
     LDC:CLR                   0.349          w/C1/bin_23_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_13_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_25_LDC (LATCH)
  Destination:       w/C1/bin_25_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_13_o falling
  Destination Clock: w/C1/en_bin[31]_AND_13_o falling

  Data Path: w/C1/bin_25_LDC to w/C1/bin_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_25_LDC (w/C1/bin_25_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_14_o1 (w/C1/en_bin[31]_AND_14_o)
     LDC:CLR                   0.349          w/C1/bin_25_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_11_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_26_LDC (LATCH)
  Destination:       w/C1/bin_26_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_11_o falling
  Destination Clock: w/C1/en_bin[31]_AND_11_o falling

  Data Path: w/C1/bin_26_LDC to w/C1/bin_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_26_LDC (w/C1/bin_26_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_12_o1 (w/C1/en_bin[31]_AND_12_o)
     LDC:CLR                   0.349          w/C1/bin_26_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_15_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_24_LDC (LATCH)
  Destination:       w/C1/bin_24_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_15_o falling
  Destination Clock: w/C1/en_bin[31]_AND_15_o falling

  Data Path: w/C1/bin_24_LDC to w/C1/bin_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_24_LDC (w/C1/bin_24_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_16_o1 (w/C1/en_bin[31]_AND_16_o)
     LDC:CLR                   0.349          w/C1/bin_24_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_9_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_27_LDC (LATCH)
  Destination:       w/C1/bin_27_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_9_o falling
  Destination Clock: w/C1/en_bin[31]_AND_9_o falling

  Data Path: w/C1/bin_27_LDC to w/C1/bin_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_27_LDC (w/C1/bin_27_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_10_o1 (w/C1/en_bin[31]_AND_10_o)
     LDC:CLR                   0.349          w/C1/bin_27_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_7_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_28_LDC (LATCH)
  Destination:       w/C1/bin_28_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_7_o falling
  Destination Clock: w/C1/en_bin[31]_AND_7_o falling

  Data Path: w/C1/bin_28_LDC to w/C1/bin_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_28_LDC (w/C1/bin_28_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_8_o1 (w/C1/en_bin[31]_AND_8_o)
     LDC:CLR                   0.349          w/C1/bin_28_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_3_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_30_LDC (LATCH)
  Destination:       w/C1/bin_30_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_3_o falling
  Destination Clock: w/C1/en_bin[31]_AND_3_o falling

  Data Path: w/C1/bin_30_LDC to w/C1/bin_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_30_LDC (w/C1/bin_30_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_4_o1 (w/C1/en_bin[31]_AND_4_o)
     LDC:CLR                   0.349          w/C1/bin_30_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'w/C1/en_bin[31]_AND_5_o'
  Clock period: 1.591ns (frequency: 628.694MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 1)
  Source:            w/C1/bin_29_LDC (LATCH)
  Destination:       w/C1/bin_29_LDC (LATCH)
  Source Clock:      w/C1/en_bin[31]_AND_5_o falling
  Destination Clock: w/C1/en_bin[31]_AND_5_o falling

  Data Path: w/C1/bin_29_LDC to w/C1/bin_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.389  w/C1/bin_29_LDC (w/C1/bin_29_LDC)
     LUT6:I4->O            2   0.097   0.283  w/C1/en_bin[31]_AND_6_o1 (w/C1/en_bin[31]_AND_6_o)
     LDC:CLR                   0.349          w/C1/bin_29_LDC
    ----------------------------------------
    Total                      1.591ns (0.918ns logic, 0.673ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rdclk'
  Total number of paths / destination ports: 132 / 68
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_31_C_31 (FF)
  Destination Clock: rdclk rising

  Data Path: reset to r/C1/bin_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_63_o1 (r/C1/en_bin[31]_AND_63_o)
     FDP:PRE                   0.349          r/C1/bin_0_P_0
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wclk'
  Total number of paths / destination ports: 132 / 68
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_31_C_31 (FF)
  Destination Clock: wclk rising

  Data Path: reset to w/C1/bin_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_63_o1 (w/C1/en_bin[31]_AND_63_o)
     FDP:PRE                   0.349          w/C1/bin_0_P_0
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_1_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_31_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_1_o falling

  Data Path: reset to r/C1/bin_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_2_o1 (r/C1/en_bin[31]_AND_2_o)
     LDC:CLR                   0.349          r/C1/bin_31_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_63_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_0_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_63_o falling

  Data Path: reset to r/C1/bin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_64_o1 (r/C1/en_bin[31]_AND_64_o)
     LDC:CLR                   0.349          r/C1/bin_0_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_61_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_1_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_61_o falling

  Data Path: reset to r/C1/bin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_62_o1 (r/C1/en_bin[31]_AND_62_o)
     LDC:CLR                   0.349          r/C1/bin_1_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_59_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_2_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_59_o falling

  Data Path: reset to r/C1/bin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_60_o1 (r/C1/en_bin[31]_AND_60_o)
     LDC:CLR                   0.349          r/C1/bin_2_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_57_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_3_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_57_o falling

  Data Path: reset to r/C1/bin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_58_o1 (r/C1/en_bin[31]_AND_58_o)
     LDC:CLR                   0.349          r/C1/bin_3_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_53_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_5_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_53_o falling

  Data Path: reset to r/C1/bin_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_54_o1 (r/C1/en_bin[31]_AND_54_o)
     LDC:CLR                   0.349          r/C1/bin_5_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_51_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_6_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_51_o falling

  Data Path: reset to r/C1/bin_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_52_o1 (r/C1/en_bin[31]_AND_52_o)
     LDC:CLR                   0.349          r/C1/bin_6_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_55_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_4_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_55_o falling

  Data Path: reset to r/C1/bin_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_56_o1 (r/C1/en_bin[31]_AND_56_o)
     LDC:CLR                   0.349          r/C1/bin_4_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_49_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_7_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_49_o falling

  Data Path: reset to r/C1/bin_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_50_o1 (r/C1/en_bin[31]_AND_50_o)
     LDC:CLR                   0.349          r/C1/bin_7_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_47_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_8_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_47_o falling

  Data Path: reset to r/C1/bin_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_48_o1 (r/C1/en_bin[31]_AND_48_o)
     LDC:CLR                   0.349          r/C1/bin_8_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_43_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_10_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_43_o falling

  Data Path: reset to r/C1/bin_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_44_o1 (r/C1/en_bin[31]_AND_44_o)
     LDC:CLR                   0.349          r/C1/bin_10_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_41_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_11_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_41_o falling

  Data Path: reset to r/C1/bin_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_42_o1 (r/C1/en_bin[31]_AND_42_o)
     LDC:CLR                   0.349          r/C1/bin_11_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_45_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_9_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_45_o falling

  Data Path: reset to r/C1/bin_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_46_o1 (r/C1/en_bin[31]_AND_46_o)
     LDC:CLR                   0.349          r/C1/bin_9_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_39_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_12_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_39_o falling

  Data Path: reset to r/C1/bin_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_40_o1 (r/C1/en_bin[31]_AND_40_o)
     LDC:CLR                   0.349          r/C1/bin_12_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_37_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_13_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_37_o falling

  Data Path: reset to r/C1/bin_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_38_o1 (r/C1/en_bin[31]_AND_38_o)
     LDC:CLR                   0.349          r/C1/bin_13_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_15_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_33_o falling

  Data Path: reset to r/C1/bin_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_34_o1 (r/C1/en_bin[31]_AND_34_o)
     LDC:CLR                   0.349          r/C1/bin_15_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_31_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_16_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_31_o falling

  Data Path: reset to r/C1/bin_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_32_o1 (r/C1/en_bin[31]_AND_32_o)
     LDC:CLR                   0.349          r/C1/bin_16_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_35_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_14_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_35_o falling

  Data Path: reset to r/C1/bin_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_36_o1 (r/C1/en_bin[31]_AND_36_o)
     LDC:CLR                   0.349          r/C1/bin_14_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_29_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_17_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_29_o falling

  Data Path: reset to r/C1/bin_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_30_o1 (r/C1/en_bin[31]_AND_30_o)
     LDC:CLR                   0.349          r/C1/bin_17_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_27_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_18_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_27_o falling

  Data Path: reset to r/C1/bin_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_28_o1 (r/C1/en_bin[31]_AND_28_o)
     LDC:CLR                   0.349          r/C1/bin_18_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_23_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_20_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_23_o falling

  Data Path: reset to r/C1/bin_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_24_o1 (r/C1/en_bin[31]_AND_24_o)
     LDC:CLR                   0.349          r/C1/bin_20_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_21_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_21_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_21_o falling

  Data Path: reset to r/C1/bin_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_22_o1 (r/C1/en_bin[31]_AND_22_o)
     LDC:CLR                   0.349          r/C1/bin_21_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_25_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_19_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_25_o falling

  Data Path: reset to r/C1/bin_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_26_o1 (r/C1/en_bin[31]_AND_26_o)
     LDC:CLR                   0.349          r/C1/bin_19_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_19_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_22_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_19_o falling

  Data Path: reset to r/C1/bin_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_20_o1 (r/C1/en_bin[31]_AND_20_o)
     LDC:CLR                   0.349          r/C1/bin_22_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_17_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_23_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_17_o falling

  Data Path: reset to r/C1/bin_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_18_o1 (r/C1/en_bin[31]_AND_18_o)
     LDC:CLR                   0.349          r/C1/bin_23_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_13_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_25_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_13_o falling

  Data Path: reset to r/C1/bin_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_14_o1 (r/C1/en_bin[31]_AND_14_o)
     LDC:CLR                   0.349          r/C1/bin_25_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_26_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_11_o falling

  Data Path: reset to r/C1/bin_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_12_o1 (r/C1/en_bin[31]_AND_12_o)
     LDC:CLR                   0.349          r/C1/bin_26_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_24_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_15_o falling

  Data Path: reset to r/C1/bin_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_16_o1 (r/C1/en_bin[31]_AND_16_o)
     LDC:CLR                   0.349          r/C1/bin_24_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_27_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_9_o falling

  Data Path: reset to r/C1/bin_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_10_o1 (r/C1/en_bin[31]_AND_10_o)
     LDC:CLR                   0.349          r/C1/bin_27_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_28_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_7_o falling

  Data Path: reset to r/C1/bin_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_8_o1 (r/C1/en_bin[31]_AND_8_o)
     LDC:CLR                   0.349          r/C1/bin_28_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_3_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_30_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_3_o falling

  Data Path: reset to r/C1/bin_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_4_o1 (r/C1/en_bin[31]_AND_4_o)
     LDC:CLR                   0.349          r/C1/bin_30_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r/C1/en_bin[31]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r/C1/bin_29_LDC (LATCH)
  Destination Clock: r/C1/en_bin[31]_AND_5_o falling

  Data Path: reset to r/C1/bin_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  r/C1/en_bin[31]_AND_6_o1 (r/C1/en_bin[31]_AND_6_o)
     LDC:CLR                   0.349          r/C1/bin_29_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_1_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_31_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_1_o falling

  Data Path: reset to w/C1/bin_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_2_o1 (w/C1/en_bin[31]_AND_2_o)
     LDC:CLR                   0.349          w/C1/bin_31_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_63_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_0_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_63_o falling

  Data Path: reset to w/C1/bin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_64_o1 (w/C1/en_bin[31]_AND_64_o)
     LDC:CLR                   0.349          w/C1/bin_0_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_61_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_1_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_61_o falling

  Data Path: reset to w/C1/bin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_62_o1 (w/C1/en_bin[31]_AND_62_o)
     LDC:CLR                   0.349          w/C1/bin_1_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_59_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_2_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_59_o falling

  Data Path: reset to w/C1/bin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_60_o1 (w/C1/en_bin[31]_AND_60_o)
     LDC:CLR                   0.349          w/C1/bin_2_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_57_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_3_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_57_o falling

  Data Path: reset to w/C1/bin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_58_o1 (w/C1/en_bin[31]_AND_58_o)
     LDC:CLR                   0.349          w/C1/bin_3_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_53_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_5_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_53_o falling

  Data Path: reset to w/C1/bin_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_54_o1 (w/C1/en_bin[31]_AND_54_o)
     LDC:CLR                   0.349          w/C1/bin_5_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_51_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_6_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_51_o falling

  Data Path: reset to w/C1/bin_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_52_o1 (w/C1/en_bin[31]_AND_52_o)
     LDC:CLR                   0.349          w/C1/bin_6_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_55_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_4_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_55_o falling

  Data Path: reset to w/C1/bin_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_56_o1 (w/C1/en_bin[31]_AND_56_o)
     LDC:CLR                   0.349          w/C1/bin_4_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_49_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_7_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_49_o falling

  Data Path: reset to w/C1/bin_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_50_o1 (w/C1/en_bin[31]_AND_50_o)
     LDC:CLR                   0.349          w/C1/bin_7_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_47_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_8_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_47_o falling

  Data Path: reset to w/C1/bin_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_48_o1 (w/C1/en_bin[31]_AND_48_o)
     LDC:CLR                   0.349          w/C1/bin_8_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_43_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_10_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_43_o falling

  Data Path: reset to w/C1/bin_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_44_o1 (w/C1/en_bin[31]_AND_44_o)
     LDC:CLR                   0.349          w/C1/bin_10_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_41_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_11_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_41_o falling

  Data Path: reset to w/C1/bin_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_42_o1 (w/C1/en_bin[31]_AND_42_o)
     LDC:CLR                   0.349          w/C1/bin_11_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_45_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_9_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_45_o falling

  Data Path: reset to w/C1/bin_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_46_o1 (w/C1/en_bin[31]_AND_46_o)
     LDC:CLR                   0.349          w/C1/bin_9_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_39_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_12_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_39_o falling

  Data Path: reset to w/C1/bin_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_40_o1 (w/C1/en_bin[31]_AND_40_o)
     LDC:CLR                   0.349          w/C1/bin_12_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_37_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_13_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_37_o falling

  Data Path: reset to w/C1/bin_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_38_o1 (w/C1/en_bin[31]_AND_38_o)
     LDC:CLR                   0.349          w/C1/bin_13_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_15_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_33_o falling

  Data Path: reset to w/C1/bin_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_34_o1 (w/C1/en_bin[31]_AND_34_o)
     LDC:CLR                   0.349          w/C1/bin_15_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_31_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_16_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_31_o falling

  Data Path: reset to w/C1/bin_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_32_o1 (w/C1/en_bin[31]_AND_32_o)
     LDC:CLR                   0.349          w/C1/bin_16_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_35_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_14_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_35_o falling

  Data Path: reset to w/C1/bin_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_36_o1 (w/C1/en_bin[31]_AND_36_o)
     LDC:CLR                   0.349          w/C1/bin_14_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_29_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_17_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_29_o falling

  Data Path: reset to w/C1/bin_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_30_o1 (w/C1/en_bin[31]_AND_30_o)
     LDC:CLR                   0.349          w/C1/bin_17_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_27_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_18_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_27_o falling

  Data Path: reset to w/C1/bin_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_28_o1 (w/C1/en_bin[31]_AND_28_o)
     LDC:CLR                   0.349          w/C1/bin_18_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_23_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_20_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_23_o falling

  Data Path: reset to w/C1/bin_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_24_o1 (w/C1/en_bin[31]_AND_24_o)
     LDC:CLR                   0.349          w/C1/bin_20_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_21_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_21_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_21_o falling

  Data Path: reset to w/C1/bin_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_22_o1 (w/C1/en_bin[31]_AND_22_o)
     LDC:CLR                   0.349          w/C1/bin_21_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_25_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_19_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_25_o falling

  Data Path: reset to w/C1/bin_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_26_o1 (w/C1/en_bin[31]_AND_26_o)
     LDC:CLR                   0.349          w/C1/bin_19_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_19_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_22_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_19_o falling

  Data Path: reset to w/C1/bin_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_20_o1 (w/C1/en_bin[31]_AND_20_o)
     LDC:CLR                   0.349          w/C1/bin_22_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_17_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_23_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_17_o falling

  Data Path: reset to w/C1/bin_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_18_o1 (w/C1/en_bin[31]_AND_18_o)
     LDC:CLR                   0.349          w/C1/bin_23_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_13_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_25_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_13_o falling

  Data Path: reset to w/C1/bin_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_14_o1 (w/C1/en_bin[31]_AND_14_o)
     LDC:CLR                   0.349          w/C1/bin_25_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_26_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_11_o falling

  Data Path: reset to w/C1/bin_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_12_o1 (w/C1/en_bin[31]_AND_12_o)
     LDC:CLR                   0.349          w/C1/bin_26_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_24_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_15_o falling

  Data Path: reset to w/C1/bin_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_16_o1 (w/C1/en_bin[31]_AND_16_o)
     LDC:CLR                   0.349          w/C1/bin_24_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_27_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_9_o falling

  Data Path: reset to w/C1/bin_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_10_o1 (w/C1/en_bin[31]_AND_10_o)
     LDC:CLR                   0.349          w/C1/bin_27_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_28_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_7_o falling

  Data Path: reset to w/C1/bin_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_8_o1 (w/C1/en_bin[31]_AND_8_o)
     LDC:CLR                   0.349          w/C1/bin_28_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_3_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_30_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_3_o falling

  Data Path: reset to w/C1/bin_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_4_o1 (w/C1/en_bin[31]_AND_4_o)
     LDC:CLR                   0.349          w/C1/bin_30_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w/C1/en_bin[31]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       w/C1/bin_29_LDC (LATCH)
  Destination Clock: w/C1/en_bin[31]_AND_5_o falling

  Data Path: reset to w/C1/bin_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.001   0.815  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  w/C1/en_bin[31]_AND_6_o1 (w/C1/en_bin[31]_AND_6_o)
     LDC:CLR                   0.349          w/C1/bin_29_LDC
    ----------------------------------------
    Total                      1.545ns (0.447ns logic, 1.098ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wclk'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              1.836ns (Levels of Logic = 3)
  Source:            w/C1/curr_2 (FF)
  Destination:       empty (PAD)
  Source Clock:      wclk rising

  Data Path: w/C1/curr_2 to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.584  w/C1/curr_2 (w/C1/curr_2)
     LUT4:I0->O            3   0.097   0.305  empty41_SW0 (N2)
     LUT5:I4->O           65   0.097   0.391  empty41 (empty_OBUF)
     OBUF:I->O                 0.000          empty_OBUF (empty)
    ----------------------------------------
    Total                      1.836ns (0.555ns logic, 1.281ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rdclk'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              1.659ns (Levels of Logic = 3)
  Source:            r/C1/curr_2 (FF)
  Destination:       empty (PAD)
  Source Clock:      rdclk rising

  Data Path: r/C1/curr_2 to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.407  r/C1/curr_2 (r/C1/curr_2)
     LUT4:I2->O            3   0.097   0.305  empty41_SW0 (N2)
     LUT5:I4->O           65   0.097   0.391  empty41 (empty_OBUF)
     OBUF:I->O                 0.000          empty_OBUF (empty)
    ----------------------------------------
    Total                      1.659ns (0.555ns logic, 1.104ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock r/C1/en_bin[31]_AND_11_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_11_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_13_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_13_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_15_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_15_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_17_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_17_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_19_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_19_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_1_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_1_o|         |         |    1.591|         |
rdclk                  |         |         |    2.404|         |
wclk                   |         |         |    2.581|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_21_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_21_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_23_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_23_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_25_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_25_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_27_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_27_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_29_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_29_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_31_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_31_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_33_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_33_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_35_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_35_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_37_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_37_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_39_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_39_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_3_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_3_o|         |         |    1.591|         |
rdclk                  |         |         |    2.404|         |
wclk                   |         |         |    2.581|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_41_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_41_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_43_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_43_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_45_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_45_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_47_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_47_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_49_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_49_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_51_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_51_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_53_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_53_o|         |         |    1.591|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_55_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_55_o|         |         |    1.595|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_57_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_57_o|         |         |    1.595|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_59_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_59_o|         |         |    1.600|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_5_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_5_o|         |         |    1.591|         |
rdclk                  |         |         |    2.404|         |
wclk                   |         |         |    2.581|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_61_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_61_o|         |         |    1.600|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_63_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_63_o|         |         |    1.600|         |
rdclk                   |         |         |    2.404|         |
wclk                    |         |         |    2.581|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_7_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_7_o|         |         |    1.591|         |
rdclk                  |         |         |    2.404|         |
wclk                   |         |         |    2.581|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r/C1/en_bin[31]_AND_9_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_9_o|         |         |    1.591|         |
rdclk                  |         |         |    2.404|         |
wclk                   |         |         |    2.581|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rdclk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
r/C1/en_bin[31]_AND_11_o|         |    2.720|         |         |
r/C1/en_bin[31]_AND_13_o|         |    2.847|         |         |
r/C1/en_bin[31]_AND_15_o|         |    2.854|         |         |
r/C1/en_bin[31]_AND_17_o|         |    2.776|         |         |
r/C1/en_bin[31]_AND_19_o|         |    2.799|         |         |
r/C1/en_bin[31]_AND_1_o |         |    2.436|         |         |
r/C1/en_bin[31]_AND_21_o|         |    2.822|         |         |
r/C1/en_bin[31]_AND_23_o|         |    2.870|         |         |
r/C1/en_bin[31]_AND_25_o|         |    2.877|         |         |
r/C1/en_bin[31]_AND_27_o|         |    2.891|         |         |
r/C1/en_bin[31]_AND_29_o|         |    2.914|         |         |
r/C1/en_bin[31]_AND_31_o|         |    2.937|         |         |
r/C1/en_bin[31]_AND_33_o|         |    2.961|         |         |
r/C1/en_bin[31]_AND_35_o|         |    2.983|         |         |
r/C1/en_bin[31]_AND_37_o|         |    3.007|         |         |
r/C1/en_bin[31]_AND_39_o|         |    3.029|         |         |
r/C1/en_bin[31]_AND_3_o |         |    2.615|         |         |
r/C1/en_bin[31]_AND_41_o|         |    3.053|         |         |
r/C1/en_bin[31]_AND_43_o|         |    3.075|         |         |
r/C1/en_bin[31]_AND_45_o|         |    3.099|         |         |
r/C1/en_bin[31]_AND_47_o|         |    3.121|         |         |
r/C1/en_bin[31]_AND_49_o|         |    3.145|         |         |
r/C1/en_bin[31]_AND_51_o|         |    3.167|         |         |
r/C1/en_bin[31]_AND_53_o|         |    3.191|         |         |
r/C1/en_bin[31]_AND_55_o|         |    3.212|         |         |
r/C1/en_bin[31]_AND_57_o|         |    3.241|         |         |
r/C1/en_bin[31]_AND_59_o|         |    3.263|         |         |
r/C1/en_bin[31]_AND_5_o |         |    2.831|         |         |
r/C1/en_bin[31]_AND_61_o|         |    3.286|         |         |
r/C1/en_bin[31]_AND_63_o|         |    2.912|         |         |
r/C1/en_bin[31]_AND_7_o |         |    2.704|         |         |
r/C1/en_bin[31]_AND_9_o |         |    2.684|         |         |
rdclk                   |    3.043|         |         |         |
wclk                    |    2.581|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_11_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_11_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_13_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_13_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_15_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_15_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_17_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_17_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_19_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_19_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_1_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
rdclk                  |         |         |    2.179|         |
w/C1/en_bin[31]_AND_1_o|         |         |    1.591|         |
wclk                   |         |         |    2.002|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_21_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_21_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_23_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_23_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_25_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_25_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_27_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_27_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_29_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_29_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_31_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_31_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_33_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_33_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_35_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_35_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_37_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_37_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_39_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_39_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_3_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
rdclk                  |         |         |    2.179|         |
w/C1/en_bin[31]_AND_3_o|         |         |    1.591|         |
wclk                   |         |         |    2.002|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_41_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_41_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_43_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_43_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_45_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_45_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_47_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_47_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_49_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_49_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_51_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_51_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_53_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_53_o|         |         |    1.591|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_55_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_55_o|         |         |    1.595|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_57_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_57_o|         |         |    1.595|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_59_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_59_o|         |         |    1.600|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_5_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
rdclk                  |         |         |    2.179|         |
w/C1/en_bin[31]_AND_5_o|         |         |    1.591|         |
wclk                   |         |         |    2.002|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_61_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_61_o|         |         |    1.600|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_63_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |         |         |    2.179|         |
w/C1/en_bin[31]_AND_63_o|         |         |    1.600|         |
wclk                    |         |         |    2.002|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_7_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
rdclk                  |         |         |    2.179|         |
w/C1/en_bin[31]_AND_7_o|         |         |    1.591|         |
wclk                   |         |         |    2.002|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock w/C1/en_bin[31]_AND_9_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
rdclk                  |         |         |    2.179|         |
w/C1/en_bin[31]_AND_9_o|         |         |    1.591|         |
wclk                   |         |         |    2.002|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wclk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
rdclk                   |    2.179|         |         |         |
w/C1/en_bin[31]_AND_11_o|         |    2.720|         |         |
w/C1/en_bin[31]_AND_13_o|         |    2.847|         |         |
w/C1/en_bin[31]_AND_15_o|         |    2.854|         |         |
w/C1/en_bin[31]_AND_17_o|         |    2.776|         |         |
w/C1/en_bin[31]_AND_19_o|         |    2.799|         |         |
w/C1/en_bin[31]_AND_1_o |         |    2.436|         |         |
w/C1/en_bin[31]_AND_21_o|         |    2.822|         |         |
w/C1/en_bin[31]_AND_23_o|         |    2.870|         |         |
w/C1/en_bin[31]_AND_25_o|         |    2.877|         |         |
w/C1/en_bin[31]_AND_27_o|         |    2.891|         |         |
w/C1/en_bin[31]_AND_29_o|         |    2.914|         |         |
w/C1/en_bin[31]_AND_31_o|         |    2.937|         |         |
w/C1/en_bin[31]_AND_33_o|         |    2.961|         |         |
w/C1/en_bin[31]_AND_35_o|         |    2.983|         |         |
w/C1/en_bin[31]_AND_37_o|         |    3.007|         |         |
w/C1/en_bin[31]_AND_39_o|         |    3.029|         |         |
w/C1/en_bin[31]_AND_3_o |         |    2.615|         |         |
w/C1/en_bin[31]_AND_41_o|         |    3.053|         |         |
w/C1/en_bin[31]_AND_43_o|         |    3.075|         |         |
w/C1/en_bin[31]_AND_45_o|         |    3.099|         |         |
w/C1/en_bin[31]_AND_47_o|         |    3.121|         |         |
w/C1/en_bin[31]_AND_49_o|         |    3.145|         |         |
w/C1/en_bin[31]_AND_51_o|         |    3.167|         |         |
w/C1/en_bin[31]_AND_53_o|         |    3.191|         |         |
w/C1/en_bin[31]_AND_55_o|         |    3.212|         |         |
w/C1/en_bin[31]_AND_57_o|         |    3.241|         |         |
w/C1/en_bin[31]_AND_59_o|         |    3.263|         |         |
w/C1/en_bin[31]_AND_5_o |         |    2.831|         |         |
w/C1/en_bin[31]_AND_61_o|         |    3.286|         |         |
w/C1/en_bin[31]_AND_63_o|         |    2.912|         |         |
w/C1/en_bin[31]_AND_7_o |         |    2.704|         |         |
w/C1/en_bin[31]_AND_9_o |         |    2.684|         |         |
wclk                    |    3.043|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.16 secs
 
--> 

Total memory usage is 4626164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

