<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_631" tag="SCHEDULE" content="Option &apos;relax_ii_for_timing&apos; is enabled, will increase II to preserve clock frequency constraints."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:05:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30479 ; free virtual = 39659"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:05:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30479 ; free virtual = 39659"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="ERROR" prefix="[SYNCHK 200-79]" key="SYNCHK_DESIGN_EMPTY_215" tag="" content="Static function &apos;idct_col&apos; cannot be set as the top model."/>
	<Message severity="ERROR" prefix="[HLS 200-70]" key="HLS_70_1855" tag="" content="Synthesizability check failed."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1352" tag="" content="Creating and opening project &apos;/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodeccinepakenc.c_calculate_mode_score_with_main.c&apos;."/>
</Messages>
