# MIPS-pipelined-cpu

A 5 stage pipelined MIPS processor in Verilog (Vivado).



