Configuration
-------------
buffers:
   eff addr: 4
    fp adds: 3
    fp muls: 1
       ints: 1
    reorder: 5

latencies:
   fp add: 2
   fp sub: 2
   fp mul: 5
   fp div: 10



Cycle: 1

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #1  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  add    x1,x1,x2       issued      x1
    2 no   
    3 no   
    4 no   
    5 no   

register status
---------------
x1=#1 


Cycle: 2

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw    #1      #2  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #1  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  add    x1,x1,x2       executed    x1
    2 yes  lw     x2,34(x1):1    issued      x2
    3 no   
    4 no   
    5 no   

register status
---------------
x1=#1 x2=#2 


Cycle: 3

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw    #1      #2  
effaddr2 yes  lw    #1      #3  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  add    x1,x1,x2       wroteresult x1
    2 yes  lw     x2,34(x1):1    issued      x2
    3 yes  lw     x2,35(x1):2    issued      x2
    4 no   
    5 no   

register status
---------------
x1=#1 x2=#3 


Cycle: 4

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #2  
effaddr2 yes  lw            #3  
effaddr3 yes  sw        #3  #4  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   add    x1,x1,x2       committed   x1
    2 yes  lw     x2,34(x1):1    executed    x2
    3 yes  lw     x2,35(x1):2    executed    x2
    4 yes  sw     x2,36(x1):1    issued      36(x1)
    5 no   

register status
---------------
x2=#3 


Cycle: 5

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #2  
effaddr2 yes  lw            #3  
effaddr3 yes  sw        #3  #4  
effaddr4 yes  sw        #3  #5  
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   add    x1,x1,x2       committed   x1
    2 yes  lw     x2,34(x1):1    memread     x2
    3 yes  lw     x2,35(x1):2    executed    x2
    4 yes  sw     x2,36(x1):1    executed    36(x1)
    5 yes  sw     x2,37(x1):1    issued      37(x1)

register status
---------------
x2=#3 


Cycle: 6

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  lw            #3  
effaddr3 no
effaddr4 yes  sw        #3  #5  
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    issued      x2
    2 yes  lw     x2,34(x1):1    wroteresult x2
    3 yes  lw     x2,35(x1):2    memread     x2
    4 yes  sw     x2,36(x1):1    executed    36(x1)
    5 yes  sw     x2,37(x1):1    executed    37(x1)

register status
---------------
x2=#1 


Cycle: 7

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  sw        #1  #2  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    executed    x2
    2 yes  sw     x2,39(x1):1    issued      39(x1)
    3 yes  lw     x2,35(x1):2    wroteresult x2
    4 yes  sw     x2,36(x1):1    executed    36(x1)
    5 yes  sw     x2,37(x1):1    executed    37(x1)

register status
---------------
x2=#1 


Cycle: 8

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  sw        #1  #2  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add       #1  #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    executed    x2
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       issued      x1
    4 yes  sw     x2,36(x1):1    executed    36(x1)
    5 yes  sw     x2,37(x1):1    executed    37(x1)

register status
---------------
x1=#3 x2=#1 


Cycle: 9

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  lw    #3      #4  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add       #1  #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    executed    x2
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       issued      x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  sw     x2,37(x1):1    executed    37(x1)

register status
---------------
x1=#3 x2=#4 


Cycle: 10

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  lw    #3      #4  
effaddr3 yes  lw    #3      #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add       #1  #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    executed    x2
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       issued      x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  lw     x2,35(x1):2    issued      x2

register status
---------------
x1=#3 x2=#5 


Cycle: 11

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #1  
effaddr2 yes  lw    #3      #4  
effaddr3 yes  lw    #3      #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add       #1  #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    memread     x2
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       issued      x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  lw     x2,35(x1):2    issued      x2

register status
---------------
x1=#3 x2=#5 


Cycle: 12

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  lw    #3      #4  
effaddr3 yes  lw    #3      #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add       #1  #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,38(x1):1    wroteresult x2
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       issued      x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  lw     x2,35(x1):2    issued      x2

register status
---------------
x1=#3 x2=#5 


Cycle: 13

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  sw    #3  #5  #1  
effaddr2 yes  lw    #3      #4  
effaddr3 yes  lw    #3      #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    issued      36(x1)
    2 yes  sw     x2,39(x1):1    executed    39(x1)
    3 yes  add    x1,x1,x2       executed    x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  lw     x2,35(x1):2    issued      x2

register status
---------------
x1=#3 x2=#5 


Cycle: 14

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  sw    #3  #5  #1  
effaddr2 yes  lw    #3      #4  
effaddr3 yes  lw    #3      #5  
effaddr4 yes  sw    #3  #5  #2  
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    issued      36(x1)
    2 yes  sw     x2,37(x1):1    issued      37(x1)
    3 yes  add    x1,x1,x2       wroteresult x1
    4 yes  lw     x2,34(x1):1    issued      x2
    5 yes  lw     x2,35(x1):2    issued      x2

register status
---------------
x1=#3 x2=#5 


Cycle: 15

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  sw        #5  #1  
effaddr2 yes  lw            #4  
effaddr3 yes  lw            #5  
effaddr4 yes  sw        #5  #2  
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    executed    36(x1)
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 no   add    x1,x1,x2       committed   x1
    4 yes  lw     x2,34(x1):1    executed    x2
    5 yes  lw     x2,35(x1):2    executed    x2

register status
---------------
x2=#5 


Cycle: 16

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  lw            #4  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    executed    36(x1)
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 yes  lw     x2,38(x1):1    issued      x2
    4 yes  lw     x2,34(x1):1    memread     x2
    5 yes  lw     x2,35(x1):2    executed    x2

register status
---------------
x2=#3 


Cycle: 17

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 no
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    executed    36(x1)
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 yes  lw     x2,38(x1):1    executed    x2
    4 yes  lw     x2,34(x1):1    wroteresult x2
    5 yes  lw     x2,35(x1):2    memread     x2

register status
---------------
x2=#3 


Cycle: 18

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  sw        #3  #4  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    executed    36(x1)
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 yes  lw     x2,38(x1):1    executed    x2
    4 yes  sw     x2,39(x1):1    issued      39(x1)
    5 yes  lw     x2,35(x1):2    wroteresult x2

register status
---------------
x2=#3 


Cycle: 19

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  sw        #3  #4  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sw     x2,36(x1):1    executed    36(x1)
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 yes  lw     x2,38(x1):1    executed    x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    issued      x1

register status
---------------
x1=#5 x2=#3 


Cycle: 20

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  lw    #5      #1  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    issued      x2
    2 yes  sw     x2,37(x1):1    executed    37(x1)
    3 yes  lw     x2,38(x1):1    executed    x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    executed    x1

register status
---------------
x1=#5 x2=#1 


Cycle: 21

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  lw    #5      #1  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    issued      x2
    2 yes  add    x1,x2,x4       issued      x1
    3 yes  lw     x2,38(x1):1    executed    x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    executed    x1

register status
---------------
x1=#2 x2=#1 


Cycle: 22

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  lw            #3  
effaddr2 yes  lw    #5      #1  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    issued      x2
    2 yes  add    x1,x2,x4       issued      x1
    3 yes  lw     x2,38(x1):1    memread     x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    executed    x1

register status
---------------
x1=#2 x2=#1 


Cycle: 23

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  lw    #5      #1  
effaddr3 yes  lw            #5  
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    issued      x2
    2 yes  add    x1,x2,x4       issued      x1
    3 yes  lw     x2,38(x1):1    wroteresult x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    memread     x1

register status
---------------
x1=#2 x2=#1 


Cycle: 24

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  lw    #5      #1  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    issued      x2
    2 yes  add    x1,x2,x4       issued      x1
    3 no   lw     x2,38(x1):1    committed   x2
    4 yes  sw     x2,39(x1):1    executed    39(x1)
    5 yes  lw     x1,33(x1):0    wroteresult x1

register status
---------------
x1=#2 x2=#1 


Cycle: 25

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  lw            #1  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    executed    x2
    2 yes  add    x1,x2,x4       issued      x1
    3 no   lw     x2,38(x1):1    committed   x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 yes  lw     x1,33(x1):0    wroteresult x1

register status
---------------
x1=#2 x2=#1 


Cycle: 26

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  lw            #1  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    memread     x2
    2 yes  add    x1,x2,x4       issued      x1
    3 no   lw     x2,38(x1):1    committed   x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x1=#2 x2=#1 


Cycle: 27

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add   #1      #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  lw     x2,34(x1):1    wroteresult x2
    2 yes  add    x1,x2,x4       issued      x1
    3 no   lw     x2,38(x1):1    committed   x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x1=#2 x2=#1 


Cycle: 28

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 yes  add    x1,x2,x4       executed    x1
    3 no   lw     x2,38(x1):1    committed   x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x1=#2 


Cycle: 29

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  sub   #2      #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 yes  add    x1,x2,x4       wroteresult x1
    3 yes  sub    x2,x1,x4       issued      x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x1=#2 x2=#3 


Cycle: 30

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  sub           #3  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 no   add    x1,x2,x4       committed   x1
    3 yes  sub    x2,x1,x4       executed    x2
    4 no   sw     x2,39(x1):1    committed   39(x1)
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x2=#3 


Cycle: 31

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  bne       #3  #4  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 no   add    x1,x2,x4       committed   x1
    3 yes  sub    x2,x1,x4       wroteresult x2
    4 yes  bne    x1,x2,Lstr     issued      
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------
x2=#3 


Cycle: 32

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  bne           #4  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 no   add    x1,x2,x4       committed   x1
    3 no   sub    x2,x1,x4       committed   x2
    4 yes  bne    x1,x2,Lstr     executed    
    5 no   lw     x1,33(x1):0    committed   x1

register status
---------------



Cycle: 33

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #5  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 no   add    x1,x2,x4       committed   x1
    3 no   sub    x2,x1,x4       committed   x2
    4 no   bne    x1,x2,Lstr     committed   
    5 yes  add    x3,x2,x4       issued      x3

register status
---------------
x3=#5 


Cycle: 34

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  add           #5  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   lw     x2,34(x1):1    committed   x2
    2 no   add    x1,x2,x4       committed   x1
    3 no   sub    x2,x1,x4       committed   x2
    4 no   bne    x1,x2,Lstr     committed   
    5 yes  add    x3,x2,x4       executed    x3

register status
---------------
x3=#5 


Cycle: 35

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  sub           #1  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sub    x4,x1,x4       issued      x4
    2 no   add    x1,x2,x4       committed   x1
    3 no   sub    x2,x1,x4       committed   x2
    4 no   bne    x1,x2,Lstr     committed   
    5 yes  add    x3,x2,x4       wroteresult x3

register status
---------------
x3=#5 x4=#1 


Cycle: 36

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  sub           #1  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sub    x4,x1,x4       executed    x4
    2 no   add    x1,x2,x4       committed   x1
    3 no   sub    x2,x1,x4       committed   x2
    4 no   bne    x1,x2,Lstr     committed   
    5 no   add    x3,x2,x4       committed   x3

register status
---------------
x4=#1 


Cycle: 37

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  beq       #1  #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  sub    x4,x1,x4       wroteresult x4
    2 yes  beq    x3,x4,Lstr     issued      
    3 no   sub    x2,x1,x4       committed   x2
    4 no   bne    x1,x2,Lstr     committed   
    5 no   add    x3,x2,x4       committed   x3

register status
---------------
x4=#1 


Cycle: 38

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  sw            #3  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 yes  beq           #2  

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   sub    x4,x1,x4       committed   x4
    2 yes  beq    x3,x4,Lstr     executed    
    3 yes  sw     x3,39(x1):4    issued      39(x1)
    4 no   bne    x1,x2,Lstr     committed   
    5 no   add    x3,x2,x4       committed   x3

register status
---------------



Cycle: 39

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  sw            #3  
effaddr2 yes  sw            #4  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   sub    x4,x1,x4       committed   x4
    2 no   beq    x3,x4,Lstr     committed   
    3 yes  sw     x3,39(x1):4    executed    39(x1)
    4 yes  sw     x4,40(x1):4    issued      40(x1)
    5 no   add    x3,x2,x4       committed   x3

register status
---------------



Cycle: 40

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 yes  sw            #4  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   sub    x4,x1,x4       committed   x4
    2 no   beq    x3,x4,Lstr     committed   
    3 no   sw     x3,39(x1):4    committed   39(x1)
    4 yes  sw     x4,40(x1):4    executed    40(x1)
    5 yes  flw    f0,41(x1):5    issued      f0

register status
---------------
f0=#5 


Cycle: 41

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #1  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       issued      f6
    2 no   beq    x3,x4,Lstr     committed   
    3 no   sw     x3,39(x1):4    committed   39(x1)
    4 no   sw     x4,40(x1):4    committed   40(x1)
    5 yes  flw    f0,41(x1):5    executed    f0

register status
---------------
f0=#5 f6=#1 


Cycle: 42

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 yes  fsw       #1  #2  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #1  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       issued      f6
    2 yes  fsw    f6,41(x1):5    issued      41(x1)
    3 no   sw     x3,39(x1):4    committed   39(x1)
    4 no   sw     x4,40(x1):4    committed   40(x1)
    5 yes  flw    f0,41(x1):5    memread     f0

register status
---------------
f0=#5 f6=#1 


Cycle: 43

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  fsw       #1  #2  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #1  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       issued      f6
    2 yes  fsw    f6,41(x1):5    executed    41(x1)
    3 yes  fmul.s f0,f2,f4       issued      f0
    4 no   sw     x4,40(x1):4    committed   40(x1)
    5 yes  flw    f0,41(x1):5    wroteresult f0

register status
---------------
f0=#3 f6=#1 


Cycle: 44

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #1  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       executing   f6
    2 yes  fsw    f6,41(x1):5    executed    41(x1)
    3 yes  fmul.s f0,f2,f4       executing   f0
    4 yes  fsw    f2,32(x2):0    issued      32(x2)
    5 no   flw    f0,41(x1):5    committed   f0

register status
---------------
f0=#3 f6=#1 


Cycle: 45

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw           #4  
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #1  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       executed    f6
    2 yes  fsw    f6,41(x1):5    executed    41(x1)
    3 yes  fmul.s f0,f2,f4       executing   f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    issued      f2

register status
---------------
f0=#3 f2=#5 f6=#1 


Cycle: 46

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f6,f8,f0       wroteresult f6
    2 yes  fsw    f6,41(x1):5    executed    41(x1)
    3 yes  fmul.s f0,f2,f4       executing   f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#3 f2=#5 f6=#1 


Cycle: 47

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fadd.s f6,f8,f0       committed   f6
    2 yes  fsw    f6,41(x1):5    executed    41(x1)
    3 yes  fmul.s f0,f2,f4       executing   f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#3 f2=#5 


Cycle: 48

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fadd.s f6,f8,f0       committed   f6
    2 no   fsw    f6,41(x1):5    committed   41(x1)
    3 yes  fmul.s f0,f2,f4       executed    f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#3 f2=#5 


Cycle: 49

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s #3      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       issued      f0
    2 no   fsw    f6,41(x1):5    committed   41(x1)
    3 yes  fmul.s f0,f2,f4       wroteresult f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#1 f2=#5 


Cycle: 50

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 yes  fsw    f2,32(x2):0    executed    32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#1 f2=#5 f6=#2 


Cycle: 51

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 yes  flw    f2,32(x2):0    executed    f2

register status
---------------
f0=#1 f2=#5 f6=#2 


Cycle: 52

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #5  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 yes  flw    f2,32(x2):0    memread     f2

register status
---------------
f0=#1 f2=#5 f6=#2 


Cycle: 53

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 yes  flw    f2,32(x2):0    wroteresult f2

register status
---------------
f0=#1 f2=#5 f6=#2 


Cycle: 54

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       executing   f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 55

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       executed    f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 56

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 57

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 58

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 59

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executed    f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 no   fmul.s f0,f2,f4       committed   f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#1 f6=#2 


Cycle: 60

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s     #2  #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       wroteresult f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  fmul.s f0,f4,f6       issued      f0
    4 no   fsw    f2,32(x2):0    committed   32(x2)
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#3 f6=#2 


Cycle: 61

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s #2      #4  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s     #2  #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fdiv.s f0,f0,f6       committed   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  fmul.s f0,f4,f6       executing   f0
    4 yes  fsub.s f8,f6,f2       issued      f8
    5 no   flw    f2,32(x2):0    committed   f2

register status
---------------
f0=#3 f6=#2 f8=#4 


Cycle: 62

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #4  
fpadd  2 yes  fadd.s #3      #5  
fpadd  3 no
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fdiv.s f0,f0,f6       committed   f0
    2 no   fadd.s f6,f8,f2       committed   f6
    3 yes  fmul.s f0,f4,f6       executing   f0
    4 yes  fsub.s f8,f6,f2       executing   f8
    5 yes  fadd.s f10,f0,f6      issued      f10

register status
---------------
f0=#3 f8=#4 f10=#5 


Cycle: 63

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #4  
fpadd  2 yes  fadd.s #3      #5  
fpadd  3 yes  fadd.s         #1  
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       issued      f2
    2 no   fadd.s f6,f8,f2       committed   f6
    3 yes  fmul.s f0,f4,f6       executing   f0
    4 yes  fsub.s f8,f6,f2       executed    f8
    5 yes  fadd.s f10,f0,f6      issued      f10

register status
---------------
f0=#3 f2=#1 f8=#4 f10=#5 


Cycle: 64

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #3      #2  
fpadd  2 yes  fadd.s #3      #5  
fpadd  3 yes  fadd.s         #1  
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       executing   f2
    2 yes  fadd.s f2,f0,f5       issued      f2
    3 yes  fmul.s f0,f4,f6       executing   f0
    4 yes  fsub.s f8,f6,f2       wroteresult f8
    5 yes  fadd.s f10,f0,f6      issued      f10

register status
---------------
f0=#3 f2=#2 f8=#4 f10=#5 


Cycle: 65

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #3      #2  
fpadd  2 yes  fadd.s #3      #5  
fpadd  3 yes  fadd.s         #1  
fpmul  1 yes  fmul.s         #3  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       executed    f2
    2 yes  fadd.s f2,f0,f5       issued      f2
    3 yes  fmul.s f0,f4,f6       executed    f0
    4 yes  fsub.s f8,f6,f2       wroteresult f8
    5 yes  fadd.s f10,f0,f6      issued      f10

register status
---------------
f0=#3 f2=#2 f8=#4 f10=#5 


Cycle: 66

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #3      #2  
fpadd  2 yes  fadd.s #3      #5  
fpadd  3 yes  fadd.s         #1  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       executed    f2
    2 yes  fadd.s f2,f0,f5       issued      f2
    3 yes  fmul.s f0,f4,f6       wroteresult f0
    4 yes  fsub.s f8,f6,f2       wroteresult f8
    5 yes  fadd.s f10,f0,f6      issued      f10

register status
---------------
f0=#3 f2=#2 f8=#4 f10=#5 


Cycle: 67

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s         #5  
fpadd  3 yes  fsub.s     #2  #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       wroteresult f2
    2 yes  fadd.s f2,f0,f5       executing   f2
    3 yes  fsub.s f8,f1,f2       issued      f8
    4 yes  fsub.s f8,f6,f2       wroteresult f8
    5 yes  fadd.s f10,f0,f6      executing   f10

register status
---------------
f2=#2 f8=#3 f10=#5 


Cycle: 68

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s         #5  
fpadd  3 yes  fsub.s     #2  #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       wroteresult f2
    2 yes  fadd.s f2,f0,f5       executed    f2
    3 yes  fsub.s f8,f1,f2       issued      f8
    4 yes  flw    f2,32(x2):0    issued      f2
    5 yes  fadd.s f10,f0,f6      executed    f10

register status
---------------
f2=#4 f8=#3 f10=#5 


Cycle: 69

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 no
fpadd  3 yes  fsub.s     #2  #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       wroteresult f2
    2 yes  fadd.s f2,f0,f5       executed    f2
    3 yes  fsub.s f8,f1,f2       issued      f8
    4 yes  flw    f2,32(x2):0    executed    f2
    5 yes  fadd.s f10,f0,f6      wroteresult f10

register status
---------------
f2=#4 f8=#3 f10=#5 


Cycle: 70

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 yes  fsub.s     #2  #3  
fpmul  1 yes  fmul.s #4      #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fadd.s f2,f4,f6       wroteresult f2
    2 yes  fadd.s f2,f0,f5       wroteresult f2
    3 yes  fsub.s f8,f1,f2       issued      f8
    4 yes  flw    f2,32(x2):0    memread     f2
    5 yes  fmul.s f0,f2,f4       issued      f0

register status
---------------
f0=#5 f2=#4 f8=#3 


Cycle: 71

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw       #5  #1  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 yes  fsub.s         #3  
fpmul  1 yes  fmul.s #4      #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    issued      32(x2)
    2 yes  fadd.s f2,f0,f5       wroteresult f2
    3 yes  fsub.s f8,f1,f2       executing   f8
    4 yes  flw    f2,32(x2):0    wroteresult f2
    5 yes  fmul.s f0,f2,f4       issued      f0

register status
---------------
f0=#5 f2=#4 f8=#3 


Cycle: 72

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw       #5  #1  
effaddr2 yes  flw           #2  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 yes  fsub.s         #3  
fpmul  1 yes  fmul.s         #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    issued      f0
    3 yes  fsub.s f8,f1,f2       executed    f8
    4 yes  flw    f2,32(x2):0    wroteresult f2
    5 yes  fmul.s f0,f2,f4       executing   f0

register status
---------------
f0=#2 f2=#4 f8=#3 


Cycle: 73

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #2  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    executed    f0
    3 yes  fsub.s f8,f1,f2       wroteresult f8
    4 yes  flw    f2,32(x2):0    wroteresult f2
    5 yes  fmul.s f0,f2,f4       executing   f0

register status
---------------
f0=#2 f2=#4 f8=#3 


Cycle: 74

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 yes  flw           #2  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #4  #3  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    memread     f0
    3 yes  fadd.s f6,f8,f2       issued      f6
    4 yes  flw    f2,32(x2):0    wroteresult f2
    5 yes  fmul.s f0,f2,f4       executing   f0

register status
---------------
f0=#2 f2=#4 f6=#3 


Cycle: 75

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #3  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    wroteresult f0
    3 yes  fadd.s f6,f8,f2       executing   f6
    4 yes  fsw    f3,33(x1):2    issued      33(x1)
    5 yes  fmul.s f0,f2,f4       executing   f0

register status
---------------
f0=#2 f6=#3 


Cycle: 76

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  fsw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #3  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fmul.s         #5  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    wroteresult f0
    3 yes  fadd.s f6,f8,f2       executed    f6
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  fmul.s f0,f2,f4       executed    f0

register status
---------------
f0=#2 f6=#3 


Cycle: 77

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #3  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    wroteresult f0
    3 yes  fadd.s f6,f8,f2       executed    f6
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  fmul.s f0,f2,f4       wroteresult f0

register status
---------------
f0=#2 f6=#3 


Cycle: 78

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsw    f0,32(x2):0    executed    32(x2)
    2 yes  flw    f0,32(x1):1    wroteresult f0
    3 yes  fadd.s f6,f8,f2       wroteresult f6
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  flw    f2,32(x2):3    issued      f2

register status
---------------
f0=#2 f2=#5 f6=#3 


Cycle: 79

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s #2  #3  #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       issued      f0
    2 yes  flw    f0,32(x1):1    wroteresult f0
    3 yes  fadd.s f6,f8,f2       wroteresult f6
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  flw    f2,32(x2):3    executed    f2

register status
---------------
f0=#1 f2=#5 f6=#3 


Cycle: 80

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #5  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s     #3  #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 yes  fadd.s f6,f8,f2       wroteresult f6
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  flw    f2,32(x2):3    memread     f2

register status
---------------
f0=#1 f2=#5 f6=#2 


Cycle: 81

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #3  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s     #5  #2  
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       issued      f6
    3 yes  flw    f0,32(x2):0    issued      f0
    4 yes  fsw    f3,33(x1):2    executed    33(x1)
    5 yes  flw    f2,32(x2):3    wroteresult f2

register status
---------------
f0=#3 f2=#5 f6=#2 


Cycle: 82

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #3  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s #3  #5  #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       executing   f6
    3 yes  flw    f0,32(x2):0    executed    f0
    4 yes  fadd.s f4,f0,f2       issued      f4
    5 yes  flw    f2,32(x2):3    wroteresult f2

register status
---------------
f0=#3 f2=#5 f4=#4 f6=#2 


Cycle: 83

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #3  
effaddr2 yes  fsw       #4  #5  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s #3      #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       executed    f6
    3 yes  flw    f0,32(x2):0    memread     f0
    4 yes  fadd.s f4,f0,f2       issued      f4
    5 yes  fsw    f4,32(x1):2    issued      32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 84

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #3  
effaddr2 yes  fsw       #4  #5  
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fadd.s #3      #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    memread     f0
    4 yes  fadd.s f4,f0,f2       issued      f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 85

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fadd.s #3      #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       issued      f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 86

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fadd.s         #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       executing   f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 87

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fadd.s         #4  
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       executed    f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 88

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executing   f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 89

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 yes  fdiv.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       executed    f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 90

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fdiv.s f0,f0,f6       wroteresult f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#3 f4=#4 f6=#2 


Cycle: 91

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #1  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  flw    f0,32(x1):3    issued      f0
    2 yes  fadd.s f6,f8,f2       wroteresult f6
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#1 f4=#4 f6=#2 


Cycle: 92

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #1  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #2  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  flw    f0,32(x1):3    executed    f0
    2 yes  fadd.s f4,f0,f2       issued      f4
    3 yes  flw    f0,32(x2):0    wroteresult f0
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#1 f4=#2 


Cycle: 93

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #1  
effaddr2 yes  fsw       #2  #3  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #2  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  flw    f0,32(x1):3    memread     f0
    2 yes  fadd.s f4,f0,f2       issued      f4
    3 yes  fsw    f4,32(x1):4    issued      32(x1)
    4 yes  fadd.s f4,f0,f2       wroteresult f4
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#1 f4=#2 


Cycle: 94

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 yes  fsw       #2  #3  
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #2  
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  flw    f0,32(x1):3    wroteresult f0
    2 yes  fadd.s f4,f0,f2       issued      f4
    3 yes  fsw    f4,32(x1):4    executed    32(x1)
    4 yes  flw    f0,32(x1):5    issued      f0
    5 yes  fsw    f4,32(x1):2    executed    32(x1)

register status
---------------
f0=#4 f4=#2 


Cycle: 95

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s #4      #5  
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  flw    f0,32(x1):3    wroteresult f0
    2 yes  fadd.s f4,f0,f2       executing   f4
    3 yes  fsw    f4,32(x1):4    executed    32(x1)
    4 yes  flw    f0,32(x1):5    executed    f0
    5 yes  fadd.s f4,f0,f2       issued      f4

register status
---------------
f0=#4 f4=#5 


Cycle: 96

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #2  
fpadd  2 yes  fadd.s #4      #5  
fpadd  3 no
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fadd.s f4,f0,f2       executed    f4
    3 yes  fsw    f4,32(x1):4    executed    32(x1)
    4 yes  flw    f0,32(x1):5    memread     f0
    5 yes  fadd.s f4,f0,f2       issued      f4

register status
---------------
f0=#1 f4=#5 


Cycle: 97

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #4  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fadd.s #4      #5  
fpadd  3 no
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fadd.s f4,f0,f2       wroteresult f4
    3 yes  fsw    f4,32(x1):4    executed    32(x1)
    4 yes  flw    f0,32(x1):5    memread     f0
    5 yes  fadd.s f4,f0,f2       issued      f4

register status
---------------
f0=#1 f4=#5 


Cycle: 98

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #2  
fpadd  2 yes  fadd.s #4      #5  
fpadd  3 no
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fsub.s f8,f6,f2       issued      f8
    3 yes  fsw    f4,32(x1):4    executed    32(x1)
    4 yes  flw    f0,32(x1):5    wroteresult f0
    5 yes  fadd.s f4,f0,f2       issued      f4

register status
---------------
f0=#1 f4=#5 f8=#2 


Cycle: 99

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #2  
fpadd  2 yes  fadd.s         #5  
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fsub.s f8,f6,f2       executing   f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  flw    f0,32(x1):5    wroteresult f0
    5 yes  fadd.s f4,f0,f2       executing   f4

register status
---------------
f0=#1 f4=#5 f8=#2 f10=#3 


Cycle: 100

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #2  
fpadd  2 yes  fadd.s         #5  
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fsub.s f8,f6,f2       executed    f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 no   flw    f0,32(x1):5    committed   f0
    5 yes  fadd.s f4,f0,f2       executed    f4

register status
---------------
f0=#1 f4=#5 f8=#2 f10=#3 


Cycle: 101

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fsub.s         #2  
fpadd  2 yes  fadd.s #5      #4  
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s #5      #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       issued      f0
    2 yes  fsub.s f8,f6,f2       executed    f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       issued      f2
    5 yes  fadd.s f4,f0,f2       wroteresult f4

register status
---------------
f0=#1 f2=#4 f4=#5 f8=#2 f10=#3 


Cycle: 102

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 yes  fadd.s         #4  
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       executing   f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       executing   f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 103

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 yes  fadd.s         #4  
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       executing   f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       executed    f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 104

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 no
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       executing   f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 105

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 no
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       executing   f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 106

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 no
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 yes  fmul.s         #1  
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       executed    f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 107

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s #1      #5  
fpadd  2 no
fpadd  3 yes  fadd.s #1      #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fmul.s f0,f4,f6       wroteresult f0
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      issued      f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       issued      f2

register status
---------------
f0=#1 f2=#5 f8=#2 f10=#3 


Cycle: 108

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #5  
fpadd  2 yes  fsub.s     #5  #1  
fpadd  3 yes  fadd.s         #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       issued      f8
    2 yes  fsub.s f8,f6,f2       wroteresult f8
    3 yes  fadd.s f10,f0,f6      executing   f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       executing   f2

register status
---------------
f2=#5 f8=#1 f10=#3 


Cycle: 109

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #2  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #5  
fpadd  2 yes  fsub.s     #5  #1  
fpadd  3 yes  fadd.s         #3  
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       issued      f8
    2 yes  flw    f2,32(x2):0    issued      f2
    3 yes  fadd.s f10,f0,f6      executed    f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       executed    f2

register status
---------------
f2=#2 f8=#1 f10=#3 


Cycle: 110

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #2  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 yes  fadd.s         #5  
fpadd  2 yes  fsub.s     #5  #1  
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       issued      f8
    2 yes  flw    f2,32(x2):0    executed    f2
    3 yes  fadd.s f10,f0,f6      wroteresult f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       executed    f2

register status
---------------
f2=#2 f8=#1 f10=#3 


Cycle: 111

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 yes  flw           #2  
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fsub.s     #5  #1  
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       issued      f8
    2 yes  flw    f2,32(x2):0    memread     f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 yes  fadd.s f2,f4,f6       wroteresult f2
    5 yes  fadd.s f2,f0,f5       wroteresult f2

register status
---------------
f2=#2 f8=#1 


Cycle: 112

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fsub.s         #1  
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       executing   f8
    2 yes  flw    f2,32(x2):0    wroteresult f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 no   fadd.s f2,f4,f6       committed   f2
    5 yes  fadd.s f2,f0,f5       wroteresult f2

register status
---------------
f2=#2 f8=#1 


Cycle: 113

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 yes  fsub.s         #1  
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       executed    f8
    2 yes  flw    f2,32(x2):0    wroteresult f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 no   fadd.s f2,f4,f6       committed   f2
    5 no   fadd.s f2,f0,f5       committed   f2

register status
---------------
f2=#2 f8=#1 


Cycle: 114

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 yes  fsub.s f8,f1,f2       wroteresult f8
    2 yes  flw    f2,32(x2):0    wroteresult f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 no   fadd.s f2,f4,f6       committed   f2
    5 no   fadd.s f2,f0,f5       committed   f2

register status
---------------
f2=#2 f8=#1 


Cycle: 115

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fsub.s f8,f1,f2       committed   f8
    2 yes  flw    f2,32(x2):0    wroteresult f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 no   fadd.s f2,f4,f6       committed   f2
    5 no   fadd.s f2,f0,f5       committed   f2

register status
---------------
f2=#2 


Cycle: 116

      Reservation stations
--------------------------------
  Name   Busy  Op   Qj  Qk  Dest
-------- ---- ----- --- --- ----
effaddr1 no
effaddr2 no
effaddr3 no
effaddr4 no
fpadd  1 no
fpadd  2 no
fpadd  3 no
fpmul  1 no
int    1 no

                     Reorder buffer
--------------------------------------------------------
Entry Busy      Instruction         State    Destination
----- ---- --------------------- ----------- -----------
    1 no   fsub.s f8,f1,f2       committed   f8
    2 no   flw    f2,32(x2):0    committed   f2
    3 no   fadd.s f10,f0,f6      committed   f10
    4 no   fadd.s f2,f4,f6       committed   f2
    5 no   fadd.s f2,f0,f5       committed   f2

register status
---------------


                    Pipeline Simulation
-----------------------------------------------------------
                                      Memory Writes
     Instruction      Issues Executes  Read  Result Commits
--------------------- ------ -------- ------ ------ -------
add    x1,x1,x2            1   2 -  2             3       4
lw     x2,34(x1):1         2   4 -  4      5      6       7
lw     x2,35(x1):2         3   4 -  4      6      7       8
sw     x2,36(x1):1         4   5 -  5                     9
sw     x2,37(x1):1         5   6 -  6                    10
lw     x2,38(x1):1         6   7 -  7     11     12      13
sw     x2,39(x1):1         7   8 -  8                    14
add    x1,x1,x2            8  13 - 13            14      15
lw     x2,34(x1):1         9  15 - 15     16     17      18
lw     x2,35(x1):2        10  15 - 15     17     18      19
sw     x2,36(x1):1        13  15 - 15                    20
sw     x2,37(x1):1        14  15 - 15                    21
lw     x2,38(x1):1        16  17 - 17     22     23      24
sw     x2,39(x1):1        18  19 - 19                    25
lw     x1,33(x1):0        19  20 - 20     23     24      26
lw     x2,34(x1):1        20  25 - 25     26     27      28
add    x1,x2,x4           21  28 - 28            29      30
sub    x2,x1,x4           29  30 - 30            31      32
bne    x1,x2,Lstr         31  32 - 32                    33
add    x3,x2,x4           33  34 - 34            35      36
sub    x4,x1,x4           35  36 - 36            37      38
beq    x3,x4,Lstr         37  38 - 38                    39
sw     x3,39(x1):4        38  39 - 39                    40
sw     x4,40(x1):4        39  40 - 40                    41
flw    f0,41(x1):5        40  41 - 41     42     43      44
fadd.s f6,f8,f0           41  44 - 45            46      47
fsw    f6,41(x1):5        42  43 - 43                    48
fmul.s f0,f2,f4           43  44 - 48            49      50
fsw    f2,32(x2):0        44  45 - 45                    51
flw    f2,32(x2):0        45  46 - 46     52     53      54
fdiv.s f0,f0,f6           49  50 - 59            60      61
fadd.s f6,f8,f2           50  54 - 55            56      62
fmul.s f0,f4,f6           60  61 - 65            66      67
fsub.s f8,f6,f2           61  62 - 63            64      68
fadd.s f10,f0,f6          62  67 - 68            69      70
fadd.s f2,f4,f6           63  64 - 65            67      71
fadd.s f2,f0,f5           64  67 - 68            70      72
fsub.s f8,f1,f2           67  71 - 72            73      74
flw    f2,32(x2):0        68  69 - 69     70     71      75
fmul.s f0,f2,f4           70  72 - 76            77      78
fsw    f0,32(x2):0        71  72 - 72                    79
flw    f0,32(x1):1        72  73 - 73     74     75      80
fadd.s f6,f8,f2           74  75 - 76            78      81
fsw    f3,33(x1):2        75  76 - 76                    82
flw    f2,32(x2):3        78  79 - 79     80     81      83
fdiv.s f0,f0,f6           79  80 - 89            90      91
fadd.s f6,f8,f2           80  82 - 83            84      92
flw    f0,32(x2):0        81  82 - 82     83     85      93
fadd.s f4,f0,f2           82  86 - 87            88      94
fsw    f4,32(x1):2        83  84 - 84                    95
flw    f0,32(x1):3        91  92 - 92     93     94      96
fadd.s f4,f0,f2           92  95 - 96            97      98
fsw    f4,32(x1):4        93  94 - 94                    99
flw    f0,32(x1):5        94  95 - 95     96     98     100
fadd.s f4,f0,f2           95  99 -100           101     102
fmul.s f0,f4,f6           96 102 -106           107     108
fsub.s f8,f6,f2           98  99 -100           102     109
fadd.s f10,f0,f6          99 108 -109           110     111
fadd.s f2,f4,f6          101 102 -103           104     112
fadd.s f2,f0,f5          102 108 -109           111     113
fsub.s f8,f1,f2          108 112 -113           114     115
flw    f2,32(x2):0       109 110 -110    111    112     116


Delays
------
reorder buffer delays: 25
reservation station delays: 22
data memory conflict delays: 10
true dependence delays: 76
