

================================================================
== Vivado HLS Report for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s'
================================================================
* Date:           Wed Jun 15 23:30:43 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14395|    14395| 71.975 us | 71.975 us |  14395|  14395|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |      476|      476|       238|          -|          -|     2|    no    |
        | + PadTopWidth     |      236|      236|         4|          -|          -|    59|    no    |
        |- PadMain          |    13440|    13440|       240|          -|          -|    56|    no    |
        | + PadLeft         |        8|        8|         4|          -|          -|     2|    no    |
        | + CopyMain        |      220|      220|         4|          -|          -|    55|    no    |
        | + PadRight        |        8|        8|         4|          -|          -|     2|    no    |
        |- PadBottom        |      476|      476|       238|          -|          -|     2|    no    |
        | + PadBottomWidth  |      236|      236|         4|          -|          -|    59|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    194|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    240|    -|
|Register         |        -|      -|      90|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      90|    434|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_249_p2         |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_201_p2         |     +    |      0|  0|  15|           6|           1|
    |i_fu_177_p2           |     +    |      0|  0|  10|           2|           1|
    |j_17_fu_213_p2        |     +    |      0|  0|  10|           2|           1|
    |j_18_fu_261_p2        |     +    |      0|  0|  15|           6|           1|
    |j_19_fu_225_p2        |     +    |      0|  0|  15|           6|           1|
    |j_20_fu_237_p2        |     +    |      0|  0|  10|           2|           1|
    |j_fu_189_p2           |     +    |      0|  0|  15|           6|           1|
    |ap_block_state16      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln111_fu_171_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln112_fu_183_p2  |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln117_fu_195_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln118_fu_207_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln121_fu_219_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln124_fu_231_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_fu_243_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln130_fu_255_p2  |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13      |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 194|          71|          45|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  117|         25|    1|         25|
    |ap_done         |    9|          2|    1|          2|
    |data_V_V_blk_n  |    9|          2|    1|          2|
    |i1_0_reg_105    |    9|          2|    6|         12|
    |i5_0_reg_149    |    9|          2|    2|          4|
    |i_0_reg_83      |    9|          2|    2|          4|
    |j2_0_reg_116    |    9|          2|    2|          4|
    |j3_0_reg_127    |    9|          2|    6|         12|
    |j4_0_reg_138    |    9|          2|    2|          4|
    |j6_0_reg_160    |    9|          2|    6|         12|
    |j_0_reg_94      |    9|          2|    6|         12|
    |real_start      |    9|          2|    1|          2|
    |res_V_V_blk_n   |    9|          2|    1|          2|
    |res_V_V_din     |   15|          3|   32|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  240|         52|   69|        193|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  24|   0|   24|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i1_0_reg_105    |   6|   0|    6|          0|
    |i5_0_reg_149    |   2|   0|    2|          0|
    |i_0_reg_83      |   2|   0|    2|          0|
    |i_1_reg_318     |   2|   0|    2|          0|
    |i_2_reg_286     |   6|   0|    6|          0|
    |i_reg_270       |   2|   0|    2|          0|
    |j2_0_reg_116    |   2|   0|    2|          0|
    |j3_0_reg_127    |   6|   0|    6|          0|
    |j4_0_reg_138    |   2|   0|    2|          0|
    |j6_0_reg_160    |   6|   0|    6|          0|
    |j_0_reg_94      |   6|   0|    6|          0|
    |j_17_reg_294    |   2|   0|    2|          0|
    |j_18_reg_326    |   6|   0|    6|          0|
    |j_19_reg_302    |   6|   0|    6|          0|
    |j_20_reg_310    |   2|   0|    2|          0|
    |j_reg_278       |   6|   0|    6|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  90|   0|   90|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|start_out         | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|start_write       | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config57> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 20 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 7 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %PadTop_end ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln111 = icmp eq i2 %i_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 29 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %.preheader3.preheader, label %PadTop_begin" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str130) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str130)" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 35 'br' <Predicate = (!icmp_ln111)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 36 'br' <Predicate = (icmp_ln111)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0 ]"   --->   Operation 37 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.42ns)   --->   "%icmp_ln112 = icmp eq i6 %j_0, -5" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 38 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 59, i64 59, i64 59)"   --->   Operation 39 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %PadTop_end, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 42 'write' <Predicate = (!icmp_ln112)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str130, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:115]   --->   Operation 43 'specregionend' 'empty_82' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 44 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 45 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 46 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str131) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 48 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.82>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_2, %PadMain_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 50 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp eq i6 %i1_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 51 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 52 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 53 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %.preheader.preheader, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str132) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str132)" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 56 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 57 'br' <Predicate = (!icmp_ln117)> <Delay = 1.76>
ST_7 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 58 'br' <Predicate = (icmp_ln117)> <Delay = 1.76>

State 8 <SV = 3> <Delay = 2.18>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%j2_0 = phi i2 [ 0, %PadMain_begin ], [ %j_17, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0 ]"   --->   Operation 59 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln118 = icmp eq i2 %j2_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 60 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 61 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.56ns)   --->   "%j_17 = add i2 %j2_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 62 'add' 'j_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %.preheader2.preheader, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 64 'write' <Predicate = (!icmp_ln118)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_8 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 65 'br' <Predicate = (icmp_ln118)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 2.18>
ST_9 : Operation 66 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 66 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 5> <Delay = 2.18>
ST_10 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 67 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 6> <Delay = 2.18>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str133) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 68 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 69 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 4.37>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%j3_0 = phi i6 [ %j_19, %"fill_data_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config57>.exit" ], [ 0, %.preheader2.preheader ]"   --->   Operation 71 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.42ns)   --->   "%icmp_ln121 = icmp eq i6 %j3_0, -9" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 72 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 73 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.82ns)   --->   "%j_19 = add i6 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 74 'add' 'j_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %.preheader1.preheader, label %"fill_data_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config57>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 76 'read' 'tmp_V' <Predicate = (!icmp_ln121)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_12 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 77 'write' <Predicate = (!icmp_ln121)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_12 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 78 'br' <Predicate = (icmp_ln121)> <Delay = 1.76>

State 13 <SV = 5> <Delay = 4.37>
ST_13 : Operation 79 [1/1] (2.18ns)   --->   "%tmp_V_57 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 79 'read' 'tmp_V_57' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_13 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_57)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 80 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 6> <Delay = 4.37>
ST_14 : Operation 81 [1/1] (2.18ns)   --->   "%tmp_V_58 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 81 'read' 'tmp_V_58' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_14 : Operation 82 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_58)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 82 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 7> <Delay = 4.37>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str134) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (2.18ns)   --->   "%tmp_V_59 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 84 'read' 'tmp_V_59' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_15 : Operation 85 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_59)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 85 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.18>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%j4_0 = phi i2 [ %j_20, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 87 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %j4_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 88 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 89 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (1.56ns)   --->   "%j_20 = add i2 %j4_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 90 'add' 'j_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %PadMain_end, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 92 'write' <Predicate = (!icmp_ln124)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str132, i32 %tmp_s)" [firmware/nnet_utils/nnet_padding_stream.h:127]   --->   Operation 93 'specregionend' 'empty_87' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 94 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.18>
ST_17 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 7> <Delay = 2.18>
ST_18 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 96 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 8> <Delay = 2.18>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str135) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 98 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%i5_0 = phi i2 [ %i_1, %PadBottom_end ], [ 0, %.preheader.preheader ]"   --->   Operation 100 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %i5_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 101 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 102 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i5_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 103 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %5, label %PadBottom_begin" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str136) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str136)" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 106 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 107 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:134]   --->   Operation 108 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 2.18>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%j6_0 = phi i6 [ 0, %PadBottom_begin ], [ %j_18, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 109 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (1.42ns)   --->   "%icmp_ln130 = icmp eq i6 %j6_0, -5" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 110 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 59, i64 59, i64 59)"   --->   Operation 111 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (1.82ns)   --->   "%j_18 = add i6 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 112 'add' 'j_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %PadBottom_end, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 114 'write' <Predicate = (!icmp_ln130)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str136, i32 %tmp_4)" [firmware/nnet_utils/nnet_padding_stream.h:133]   --->   Operation 115 'specregionend' 'empty_90' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 116 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 2.18>
ST_22 : Operation 117 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 117 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 23 <SV = 6> <Delay = 2.18>
ST_23 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 118 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 24 <SV = 7> <Delay = 2.18>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str137) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 120 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000]
br_ln111           (br               ) [ 0111111000000000000000000]
i_0                (phi              ) [ 0010000000000000000000000]
icmp_ln111         (icmp             ) [ 0011111000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000]
i                  (add              ) [ 0111111000000000000000000]
br_ln111           (br               ) [ 0000000000000000000000000]
specloopname_ln111 (specloopname     ) [ 0000000000000000000000000]
tmp                (specregionbegin  ) [ 0001111000000000000000000]
br_ln112           (br               ) [ 0011111000000000000000000]
br_ln117           (br               ) [ 0011111111111111111100000]
j_0                (phi              ) [ 0001000000000000000000000]
icmp_ln112         (icmp             ) [ 0011111000000000000000000]
empty_81           (speclooptripcount) [ 0000000000000000000000000]
j                  (add              ) [ 0011111000000000000000000]
br_ln112           (br               ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
empty_82           (specregionend    ) [ 0000000000000000000000000]
br_ln111           (br               ) [ 0111111000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
specloopname_ln112 (specloopname     ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
br_ln112           (br               ) [ 0011111000000000000000000]
i1_0               (phi              ) [ 0000000100000000000000000]
icmp_ln117         (icmp             ) [ 0000000111111111111100000]
empty_83           (speclooptripcount) [ 0000000000000000000000000]
i_2                (add              ) [ 0010000111111111111100000]
br_ln117           (br               ) [ 0000000000000000000000000]
specloopname_ln117 (specloopname     ) [ 0000000000000000000000000]
tmp_s              (specregionbegin  ) [ 0000000011111111111100000]
br_ln118           (br               ) [ 0000000111111111111100000]
br_ln129           (br               ) [ 0000000111111111111111111]
j2_0               (phi              ) [ 0000000010000000000000000]
icmp_ln118         (icmp             ) [ 0000000111111111111100000]
empty_84           (speclooptripcount) [ 0000000000000000000000000]
j_17               (add              ) [ 0000000111111111111100000]
br_ln118           (br               ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
br_ln121           (br               ) [ 0000000111111111111100000]
write_ln26         (write            ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
specloopname_ln118 (specloopname     ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
br_ln118           (br               ) [ 0000000111111111111100000]
j3_0               (phi              ) [ 0000000000001000000000000]
icmp_ln121         (icmp             ) [ 0000000111111111111100000]
empty_85           (speclooptripcount) [ 0000000000000000000000000]
j_19               (add              ) [ 0000000111111111111100000]
br_ln121           (br               ) [ 0000000000000000000000000]
tmp_V              (read             ) [ 0000000000000000000000000]
write_ln51         (write            ) [ 0000000000000000000000000]
br_ln124           (br               ) [ 0000000111111111111100000]
tmp_V_57           (read             ) [ 0000000000000000000000000]
write_ln51         (write            ) [ 0000000000000000000000000]
tmp_V_58           (read             ) [ 0000000000000000000000000]
write_ln51         (write            ) [ 0000000000000000000000000]
specloopname_ln121 (specloopname     ) [ 0000000000000000000000000]
tmp_V_59           (read             ) [ 0000000000000000000000000]
write_ln51         (write            ) [ 0000000000000000000000000]
br_ln121           (br               ) [ 0000000111111111111100000]
j4_0               (phi              ) [ 0000000000000000100000000]
icmp_ln124         (icmp             ) [ 0000000111111111111100000]
empty_86           (speclooptripcount) [ 0000000000000000000000000]
j_20               (add              ) [ 0000000111111111111100000]
br_ln124           (br               ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
empty_87           (specregionend    ) [ 0000000000000000000000000]
br_ln117           (br               ) [ 0010000111111111111100000]
write_ln26         (write            ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
specloopname_ln124 (specloopname     ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
br_ln124           (br               ) [ 0000000111111111111100000]
i5_0               (phi              ) [ 0000000000000000000010000]
icmp_ln129         (icmp             ) [ 0000000000000000000011111]
empty_88           (speclooptripcount) [ 0000000000000000000000000]
i_1                (add              ) [ 0000000100000000000011111]
br_ln129           (br               ) [ 0000000000000000000000000]
specloopname_ln129 (specloopname     ) [ 0000000000000000000000000]
tmp_4              (specregionbegin  ) [ 0000000000000000000001111]
br_ln130           (br               ) [ 0000000000000000000011111]
ret_ln134          (ret              ) [ 0000000000000000000000000]
j6_0               (phi              ) [ 0000000000000000000001000]
icmp_ln130         (icmp             ) [ 0000000000000000000011111]
empty_89           (speclooptripcount) [ 0000000000000000000000000]
j_18               (add              ) [ 0000000000000000000011111]
br_ln130           (br               ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
empty_90           (specregionend    ) [ 0000000000000000000000000]
br_ln129           (br               ) [ 0000000100000000000011111]
write_ln26         (write            ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
specloopname_ln130 (specloopname     ) [ 0000000000000000000000000]
write_ln26         (write            ) [ 0000000000000000000000000]
br_ln130           (br               ) [ 0000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/8 write_ln26/9 write_ln26/10 write_ln26/11 write_ln51/12 write_ln51/13 write_ln51/14 write_ln51/15 write_ln26/16 write_ln26/17 write_ln26/18 write_ln26/19 write_ln26/21 write_ln26/22 write_ln26/23 write_ln26/24 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/12 tmp_V_57/13 tmp_V_58/14 tmp_V_59/15 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="1"/>
<pin id="85" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="1"/>
<pin id="96" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i1_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i1_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j2_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j2_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="j3_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="1"/>
<pin id="129" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="j3_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/12 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j4_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j4_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4_0/16 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i5_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i5_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/20 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j6_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="1"/>
<pin id="162" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j6_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/21 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln111_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln112_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln117_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln118_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_17_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_17/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln121_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_19_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_19/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln124_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/16 "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_20_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_20/16 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln129_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/20 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln130_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/21 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_18_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_18/21 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_17_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_17 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_19_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="310" class="1005" name="j_20_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_20 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_18_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="76" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="87" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="87" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="98" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="98" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="109" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="109" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="120" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="120" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="131" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="131" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="142" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="142" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="153" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="153" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="164" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="164" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="177" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="281"><net_src comp="189" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="289"><net_src comp="201" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="297"><net_src comp="213" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="305"><net_src comp="225" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="313"><net_src comp="237" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="321"><net_src comp="249" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="329"><net_src comp="261" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 24 }
 - Input state : 
	Port: zeropad2d_cl_me<ap_fixed,ap_fixed,config57> : data_V_V | {12 13 14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln111 : 1
		i : 1
		br_ln111 : 2
	State 3
		icmp_ln112 : 1
		j : 1
		br_ln112 : 2
	State 4
	State 5
	State 6
	State 7
		icmp_ln117 : 1
		i_2 : 1
		br_ln117 : 2
	State 8
		icmp_ln118 : 1
		j_17 : 1
		br_ln118 : 2
	State 9
	State 10
	State 11
	State 12
		icmp_ln121 : 1
		j_19 : 1
		br_ln121 : 2
	State 13
	State 14
	State 15
	State 16
		icmp_ln124 : 1
		j_20 : 1
		br_ln124 : 2
	State 17
	State 18
	State 19
	State 20
		icmp_ln129 : 1
		i_1 : 1
		br_ln129 : 2
	State 21
		icmp_ln130 : 1
		j_18 : 1
		br_ln130 : 2
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |      i_fu_177     |    0    |    10   |
|          |      j_fu_189     |    0    |    15   |
|          |     i_2_fu_201    |    0    |    15   |
|    add   |    j_17_fu_213    |    0    |    10   |
|          |    j_19_fu_225    |    0    |    15   |
|          |    j_20_fu_237    |    0    |    10   |
|          |     i_1_fu_249    |    0    |    10   |
|          |    j_18_fu_261    |    0    |    15   |
|----------|-------------------|---------|---------|
|          | icmp_ln111_fu_171 |    0    |    8    |
|          | icmp_ln112_fu_183 |    0    |    11   |
|          | icmp_ln117_fu_195 |    0    |    11   |
|   icmp   | icmp_ln118_fu_207 |    0    |    8    |
|          | icmp_ln121_fu_219 |    0    |    11   |
|          | icmp_ln124_fu_231 |    0    |    8    |
|          | icmp_ln129_fu_243 |    0    |    8    |
|          | icmp_ln130_fu_255 |    0    |    11   |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_68  |    0    |    0    |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_76  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   176   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_105|    6   |
|i5_0_reg_149|    2   |
| i_0_reg_83 |    2   |
| i_1_reg_318|    2   |
| i_2_reg_286|    6   |
|  i_reg_270 |    2   |
|j2_0_reg_116|    2   |
|j3_0_reg_127|    6   |
|j4_0_reg_138|    2   |
|j6_0_reg_160|    6   |
| j_0_reg_94 |    6   |
|j_17_reg_294|    2   |
|j_18_reg_326|    6   |
|j_19_reg_302|    6   |
|j_20_reg_310|    2   |
|  j_reg_278 |    6   |
+------------+--------+
|    Total   |   64   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   64   |   185  |
+-----------+--------+--------+--------+
