#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 22 08:24:32 2024
# Process ID: 2832
# Current directory: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4564 C:\Users\minkyu\Documents\GitHub\SOC_Design_VerilogPractice\Basys3_SOC\Basys3_SOC.xpr
# Log file: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/vivado.log
# Journal file: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.xpr
INFO: [Project 1-313] Project file moved from 'C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/minkyu/Users/minkyu/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/minkyu/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.180 ; gain = 440.184
set_property top I2C_Master_top [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 09:39:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 09:39:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.387 ; gain = 19.055
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2398.754 ; gain = 1236.367
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_Master_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_Master_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 11:25:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 11:25:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_Master_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top I2C_txtLCD_top [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:27:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:27:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:29:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:29:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.980 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:37:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:37:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:42:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:42:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.996 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:53:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:53:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 15:58:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 15:58:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top I2C_txtLCD_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: I2C_txtLCD_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3006.094 ; gain = 240.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_txtLCD_top' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:914]
	Parameter IDLE bound to: 6'b000001 
	Parameter INIT bound to: 6'b000010 
	Parameter SEND_BYTE bound to: 6'b000100 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:21]
INFO: [Synth 8-6157] synthesizing module 'edge_dectector_n' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v:287]
INFO: [Synth 8-6155] done synthesizing module 'edge_dectector_n' (1#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v:287]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:37]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (2#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:21]
WARNING: [Synth 8-7023] instance 'microsec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:925]
INFO: [Synth 8-6157] synthesizing module 'button_Controller' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:48]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'button_Controller' (3#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:48]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_Controller' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:936]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_Controller' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:937]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_Controller' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:938]
WARNING: [Synth 8-7023] instance 'btn3' of module 'button_Controller' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:939]
INFO: [Synth 8-6157] synthesizing module 'I2C_LCD_send_byte' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:958]
	Parameter IDLE bound to: 6'b000001 
	Parameter SEND_HIGH_NIBBLE_DISABLE bound to: 6'b000010 
	Parameter SEND_HIGH_NIBBLE_ENABLE bound to: 6'b000100 
	Parameter SEND_LOW_NIBBLE_DISABLE bound to: 6'b001000 
	Parameter SEND_LOW_NIBBLE_ENABLE bound to: 6'b010000 
	Parameter SEND_DISABLE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'comm_edge' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:978]
WARNING: [Synth 8-7023] instance 'microsec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:981]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1005]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:829]
	Parameter IDLE bound to: 7'b0000001 
	Parameter COMM_START bound to: 7'b0000010 
	Parameter SEND_ADDR bound to: 7'b0000100 
	Parameter RD_ACK bound to: 7'b0001000 
	Parameter SEND_DATA bound to: 7'b0010000 
	Parameter SCL_STOP bound to: 7'b0100000 
	Parameter COMM_STOP bound to: 7'b1000000 
WARNING: [Synth 8-7023] instance 'microsec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:850]
WARNING: [Synth 8-7023] instance 'comm_edge' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:878]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:897]
WARNING: [Synth 8-3848] Net led_debug in module/entity I2C_Master does not have driver. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:836]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (4#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:829]
INFO: [Synth 8-6155] done synthesizing module 'I2C_LCD_send_byte' (5#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:958]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:992]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:964]
WARNING: [Synth 8-5788] Register state_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:951]
WARNING: [Synth 8-5788] Register send_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:945]
WARNING: [Synth 8-5788] Register rs_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:945]
WARNING: [Synth 8-5788] Register send_buffer_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:945]
INFO: [Synth 8-6155] done synthesizing module 'I2C_txtLCD_top' (6#1) [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:914]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[6]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[5]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[4]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[3]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[2]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[1]
WARNING: [Synth 8-3331] design I2C_Master has unconnected port led_debug[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3053.195 ; gain = 287.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.047 ; gain = 305.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.047 ; gain = 305.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3071.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_7[7]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[6]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[5]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[4]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[3]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[2]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[1]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[0]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[0]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[1]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[2]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[3]'. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3176.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3180.820 ; gain = 414.777
20 Infos, 44 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3180.820 ; gain = 683.082
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
INFO: [VRFC 10-311] analyzing module Half_adder_structural
INFO: [VRFC 10-311] analyzing module Half_adder_behavioral
INFO: [VRFC 10-311] analyzing module Half_adder_dataflow
INFO: [VRFC 10-2458] undeclared symbol sumvalue, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:82]
INFO: [VRFC 10-311] analyzing module Full_adder_structural
INFO: [VRFC 10-311] analyzing module Full_adder_behavioral
INFO: [VRFC 10-311] analyzing module Full_adder_DataFlow
INFO: [VRFC 10-311] analyzing module FA_4bits_structural
INFO: [VRFC 10-311] analyzing module FA_4bits_dataFlow
INFO: [VRFC 10-311] analyzing module FA_8bits_Df
INFO: [VRFC 10-311] analyzing module FA_Add_Sub
INFO: [VRFC 10-311] analyzing module FA_AddSub_4bit_DataFlow
INFO: [VRFC 10-311] analyzing module comperator_df
INFO: [VRFC 10-311] analyzing module comperator
INFO: [VRFC 10-311] analyzing module comperator_n_bits_test
INFO: [VRFC 10-311] analyzing module comperator_n_bits_behavior
INFO: [VRFC 10-311] analyzing module decoder_2X4
INFO: [VRFC 10-311] analyzing module decoder_2X4_dataFlow
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module encoder_4X2
INFO: [VRFC 10-311] analyzing module encoder_4X2_dataflow
INFO: [VRFC 10-311] analyzing module MUX_2in1
INFO: [VRFC 10-311] analyzing module MUX_4in1
INFO: [VRFC 10-311] analyzing module MUX_8in1
INFO: [VRFC 10-311] analyzing module DEMUX_1in4
INFO: [VRFC 10-311] analyzing module demux_1to4
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_negativeEdge
INFO: [VRFC 10-311] analyzing module D_FF_positiveEdge
INFO: [VRFC 10-311] analyzing module T_FF_negative
INFO: [VRFC 10-311] analyzing module T_FF_positive
INFO: [VRFC 10-311] analyzing module UpCounter_4bit_async
INFO: [VRFC 10-311] analyzing module DownCounter_4bit_async
INFO: [VRFC 10-311] analyzing module UP_Counter_p
INFO: [VRFC 10-311] analyzing module UP_Counter_n
INFO: [VRFC 10-311] analyzing module Down_Counter_p
INFO: [VRFC 10-311] analyzing module Down_Counter_n
INFO: [VRFC 10-311] analyzing module bcd_upcounter
INFO: [VRFC 10-311] analyzing module bcd_downcounter
INFO: [VRFC 10-311] analyzing module BCD_Up_Down_p
INFO: [VRFC 10-311] analyzing module up_down_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_3bit
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module edge_dectector_p
INFO: [VRFC 10-311] analyzing module edge_dectector_n
INFO: [VRFC 10-311] analyzing module edge_dectector_clk_neg
INFO: [VRFC 10-311] analyzing module shift_register_SISO_n
INFO: [VRFC 10-311] analyzing module R_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module L_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_Nbit_n
INFO: [VRFC 10-311] analyzing module register_8bit_n
INFO: [VRFC 10-311] analyzing module register_8bit_Nbit_n
INFO: [VRFC 10-311] analyzing module SRAM_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-311] analyzing module clock_div_1000
INFO: [VRFC 10-311] analyzing module clock_div_10_cc
INFO: [VRFC 10-311] analyzing module clock_div_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60
INFO: [VRFC 10-311] analyzing module Loadable_counter_BCD_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60_Clear
INFO: [VRFC 10-311] analyzing module counter_BCD_100_clear
INFO: [VRFC 10-311] analyzing module Loadable_Down_counter_BCD_60
INFO: [VRFC 10-311] analyzing module Downcounter_BCD_60
INFO: [VRFC 10-311] analyzing module SR04_div_58
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_test_top
INFO: [VRFC 10-311] analyzing module ring_counter_fnd
INFO: [VRFC 10-311] analyzing module ring_counter_LED
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_Project
INFO: [VRFC 10-311] analyzing module stop_watch_top_clear
INFO: [VRFC 10-311] analyzing module sec_stopwatch_Project
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:336]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:352]
INFO: [VRFC 10-311] analyzing module sec_stopwatch
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:390]
INFO: [VRFC 10-2458] undeclared symbol reset_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:400]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:403]
INFO: [VRFC 10-2458] undeclared symbol btn_clear, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:414]
INFO: [VRFC 10-311] analyzing module cook_timer_top
INFO: [VRFC 10-311] analyzing module cook_timer_Project
INFO: [VRFC 10-2458] undeclared symbol alarm_posedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:513]
INFO: [VRFC 10-311] analyzing module keypad_test_top
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:564]
INFO: [VRFC 10-311] analyzing module dht11_test_top
INFO: [VRFC 10-311] analyzing module echo_test_top
INFO: [VRFC 10-311] analyzing module Watch_pj_top
INFO: [VRFC 10-311] analyzing module pwm_LED
INFO: [VRFC 10-311] analyzing module DC_Motor_PWM_top
INFO: [VRFC 10-311] analyzing module servo_PWM_top
INFO: [VRFC 10-311] analyzing module adc_ch6_top
INFO: [VRFC 10-311] analyzing module adc_sequence2_top
INFO: [VRFC 10-311] analyzing module I2C_Master_top
INFO: [VRFC 10-311] analyzing module I2C_txtLCD_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module button_Controller
INFO: [VRFC 10-311] analyzing module key_pad_controller
INFO: [VRFC 10-311] analyzing module keypad_Controller_FSM
INFO: [VRFC 10-311] analyzing module dht11_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller_DownSlack
INFO: [VRFC 10-311] analyzing module PWM_100s_step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:695]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:696]
INFO: [VRFC 10-311] analyzing module PWM_100s_128step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:734]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:735]
INFO: [VRFC 10-311] analyzing module PWM_100step
INFO: [VRFC 10-2458] undeclared symbol pwm_freqX100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:771]
INFO: [VRFC 10-311] analyzing module PWM_Nstep_freq
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module I2C_LCD_send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_8bit_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3199.289 ; gain = 13.648
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
INFO: [VRFC 10-311] analyzing module Half_adder_structural
INFO: [VRFC 10-311] analyzing module Half_adder_behavioral
INFO: [VRFC 10-311] analyzing module Half_adder_dataflow
INFO: [VRFC 10-2458] undeclared symbol sumvalue, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:82]
INFO: [VRFC 10-311] analyzing module Full_adder_structural
INFO: [VRFC 10-311] analyzing module Full_adder_behavioral
INFO: [VRFC 10-311] analyzing module Full_adder_DataFlow
INFO: [VRFC 10-311] analyzing module FA_4bits_structural
INFO: [VRFC 10-311] analyzing module FA_4bits_dataFlow
INFO: [VRFC 10-311] analyzing module FA_8bits_Df
INFO: [VRFC 10-311] analyzing module FA_Add_Sub
INFO: [VRFC 10-311] analyzing module FA_AddSub_4bit_DataFlow
INFO: [VRFC 10-311] analyzing module comperator_df
INFO: [VRFC 10-311] analyzing module comperator
INFO: [VRFC 10-311] analyzing module comperator_n_bits_test
INFO: [VRFC 10-311] analyzing module comperator_n_bits_behavior
INFO: [VRFC 10-311] analyzing module decoder_2X4
INFO: [VRFC 10-311] analyzing module decoder_2X4_dataFlow
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module encoder_4X2
INFO: [VRFC 10-311] analyzing module encoder_4X2_dataflow
INFO: [VRFC 10-311] analyzing module MUX_2in1
INFO: [VRFC 10-311] analyzing module MUX_4in1
INFO: [VRFC 10-311] analyzing module MUX_8in1
INFO: [VRFC 10-311] analyzing module DEMUX_1in4
INFO: [VRFC 10-311] analyzing module demux_1to4
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_negativeEdge
INFO: [VRFC 10-311] analyzing module D_FF_positiveEdge
INFO: [VRFC 10-311] analyzing module T_FF_negative
INFO: [VRFC 10-311] analyzing module T_FF_positive
INFO: [VRFC 10-311] analyzing module UpCounter_4bit_async
INFO: [VRFC 10-311] analyzing module DownCounter_4bit_async
INFO: [VRFC 10-311] analyzing module UP_Counter_p
INFO: [VRFC 10-311] analyzing module UP_Counter_n
INFO: [VRFC 10-311] analyzing module Down_Counter_p
INFO: [VRFC 10-311] analyzing module Down_Counter_n
INFO: [VRFC 10-311] analyzing module bcd_upcounter
INFO: [VRFC 10-311] analyzing module bcd_downcounter
INFO: [VRFC 10-311] analyzing module BCD_Up_Down_p
INFO: [VRFC 10-311] analyzing module up_down_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_3bit
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module edge_dectector_p
INFO: [VRFC 10-311] analyzing module edge_dectector_n
INFO: [VRFC 10-311] analyzing module edge_dectector_clk_neg
INFO: [VRFC 10-311] analyzing module shift_register_SISO_n
INFO: [VRFC 10-311] analyzing module R_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module L_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_Nbit_n
INFO: [VRFC 10-311] analyzing module register_8bit_n
INFO: [VRFC 10-311] analyzing module register_8bit_Nbit_n
INFO: [VRFC 10-311] analyzing module SRAM_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-311] analyzing module clock_div_1000
INFO: [VRFC 10-311] analyzing module clock_div_10_cc
INFO: [VRFC 10-311] analyzing module clock_div_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60
INFO: [VRFC 10-311] analyzing module Loadable_counter_BCD_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60_Clear
INFO: [VRFC 10-311] analyzing module counter_BCD_100_clear
INFO: [VRFC 10-311] analyzing module Loadable_Down_counter_BCD_60
INFO: [VRFC 10-311] analyzing module Downcounter_BCD_60
INFO: [VRFC 10-311] analyzing module SR04_div_58
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_test_top
INFO: [VRFC 10-311] analyzing module ring_counter_fnd
INFO: [VRFC 10-311] analyzing module ring_counter_LED
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_Project
INFO: [VRFC 10-311] analyzing module stop_watch_top_clear
INFO: [VRFC 10-311] analyzing module sec_stopwatch_Project
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:336]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:352]
INFO: [VRFC 10-311] analyzing module sec_stopwatch
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:390]
INFO: [VRFC 10-2458] undeclared symbol reset_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:400]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:403]
INFO: [VRFC 10-2458] undeclared symbol btn_clear, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:414]
INFO: [VRFC 10-311] analyzing module cook_timer_top
INFO: [VRFC 10-311] analyzing module cook_timer_Project
INFO: [VRFC 10-2458] undeclared symbol alarm_posedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:513]
INFO: [VRFC 10-311] analyzing module keypad_test_top
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:564]
INFO: [VRFC 10-311] analyzing module dht11_test_top
INFO: [VRFC 10-311] analyzing module echo_test_top
INFO: [VRFC 10-311] analyzing module Watch_pj_top
INFO: [VRFC 10-311] analyzing module pwm_LED
INFO: [VRFC 10-311] analyzing module DC_Motor_PWM_top
INFO: [VRFC 10-311] analyzing module servo_PWM_top
INFO: [VRFC 10-311] analyzing module adc_ch6_top
INFO: [VRFC 10-311] analyzing module adc_sequence2_top
INFO: [VRFC 10-311] analyzing module I2C_Master_top
INFO: [VRFC 10-311] analyzing module I2C_txtLCD_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module button_Controller
INFO: [VRFC 10-311] analyzing module key_pad_controller
INFO: [VRFC 10-311] analyzing module keypad_Controller_FSM
INFO: [VRFC 10-311] analyzing module dht11_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller_DownSlack
INFO: [VRFC 10-311] analyzing module PWM_100s_step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:695]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:696]
INFO: [VRFC 10-311] analyzing module PWM_100s_128step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:734]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:735]
INFO: [VRFC 10-311] analyzing module PWM_100step
INFO: [VRFC 10-2458] undeclared symbol pwm_freqX100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:771]
INFO: [VRFC 10-311] analyzing module PWM_Nstep_freq
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module I2C_LCD_send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_8bit_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_Controller
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3217.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_dectector_n
Compiling module xil_defaultlib.clock_div_100
Compiling module xil_defaultlib.button_Controller
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_LCD_send_byte
Compiling module xil_defaultlib.I2C_txtLCD_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_txtLCD_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/xsim.dir/I2C_txtLCD_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 22 16:10:38 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_txtLCD_top_behav -key {Behavioral:sim_1:Functional:I2C_txtLCD_top} -tclbatch {I2C_txtLCD_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source I2C_txtLCD_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_txtLCD_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3307.684 ; gain = 90.262
add_force {/I2C_txtLCD_top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/I2C_txtLCD_top/reset_p} -radix hex {1 0ns}
add_force {/I2C_txtLCD_top/btn} -radix hex {0 0ns}
run 10 ns
add_force {/I2C_txtLCD_top/reset_p} -radix hex {0 0ns}
run 10 ns
run 90 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3307.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
INFO: [VRFC 10-311] analyzing module Half_adder_structural
INFO: [VRFC 10-311] analyzing module Half_adder_behavioral
INFO: [VRFC 10-311] analyzing module Half_adder_dataflow
INFO: [VRFC 10-2458] undeclared symbol sumvalue, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:82]
INFO: [VRFC 10-311] analyzing module Full_adder_structural
INFO: [VRFC 10-311] analyzing module Full_adder_behavioral
INFO: [VRFC 10-311] analyzing module Full_adder_DataFlow
INFO: [VRFC 10-311] analyzing module FA_4bits_structural
INFO: [VRFC 10-311] analyzing module FA_4bits_dataFlow
INFO: [VRFC 10-311] analyzing module FA_8bits_Df
INFO: [VRFC 10-311] analyzing module FA_Add_Sub
INFO: [VRFC 10-311] analyzing module FA_AddSub_4bit_DataFlow
INFO: [VRFC 10-311] analyzing module comperator_df
INFO: [VRFC 10-311] analyzing module comperator
INFO: [VRFC 10-311] analyzing module comperator_n_bits_test
INFO: [VRFC 10-311] analyzing module comperator_n_bits_behavior
INFO: [VRFC 10-311] analyzing module decoder_2X4
INFO: [VRFC 10-311] analyzing module decoder_2X4_dataFlow
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module encoder_4X2
INFO: [VRFC 10-311] analyzing module encoder_4X2_dataflow
INFO: [VRFC 10-311] analyzing module MUX_2in1
INFO: [VRFC 10-311] analyzing module MUX_4in1
INFO: [VRFC 10-311] analyzing module MUX_8in1
INFO: [VRFC 10-311] analyzing module DEMUX_1in4
INFO: [VRFC 10-311] analyzing module demux_1to4
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_negativeEdge
INFO: [VRFC 10-311] analyzing module D_FF_positiveEdge
INFO: [VRFC 10-311] analyzing module T_FF_negative
INFO: [VRFC 10-311] analyzing module T_FF_positive
INFO: [VRFC 10-311] analyzing module UpCounter_4bit_async
INFO: [VRFC 10-311] analyzing module DownCounter_4bit_async
INFO: [VRFC 10-311] analyzing module UP_Counter_p
INFO: [VRFC 10-311] analyzing module UP_Counter_n
INFO: [VRFC 10-311] analyzing module Down_Counter_p
INFO: [VRFC 10-311] analyzing module Down_Counter_n
INFO: [VRFC 10-311] analyzing module bcd_upcounter
INFO: [VRFC 10-311] analyzing module bcd_downcounter
INFO: [VRFC 10-311] analyzing module BCD_Up_Down_p
INFO: [VRFC 10-311] analyzing module up_down_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_3bit
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module edge_dectector_p
INFO: [VRFC 10-311] analyzing module edge_dectector_n
INFO: [VRFC 10-311] analyzing module edge_dectector_clk_neg
INFO: [VRFC 10-311] analyzing module shift_register_SISO_n
INFO: [VRFC 10-311] analyzing module R_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module L_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_Nbit_n
INFO: [VRFC 10-311] analyzing module register_8bit_n
INFO: [VRFC 10-311] analyzing module register_8bit_Nbit_n
INFO: [VRFC 10-311] analyzing module SRAM_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-311] analyzing module clock_div_1000
INFO: [VRFC 10-311] analyzing module clock_div_10_cc
INFO: [VRFC 10-311] analyzing module clock_div_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60
INFO: [VRFC 10-311] analyzing module Loadable_counter_BCD_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60_Clear
INFO: [VRFC 10-311] analyzing module counter_BCD_100_clear
INFO: [VRFC 10-311] analyzing module Loadable_Down_counter_BCD_60
INFO: [VRFC 10-311] analyzing module Downcounter_BCD_60
INFO: [VRFC 10-311] analyzing module SR04_div_58
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_test_top
INFO: [VRFC 10-311] analyzing module ring_counter_fnd
INFO: [VRFC 10-311] analyzing module ring_counter_LED
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_Project
INFO: [VRFC 10-311] analyzing module stop_watch_top_clear
INFO: [VRFC 10-311] analyzing module sec_stopwatch_Project
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:336]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:352]
INFO: [VRFC 10-311] analyzing module sec_stopwatch
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:390]
INFO: [VRFC 10-2458] undeclared symbol reset_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:400]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:403]
INFO: [VRFC 10-2458] undeclared symbol btn_clear, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:414]
INFO: [VRFC 10-311] analyzing module cook_timer_top
INFO: [VRFC 10-311] analyzing module cook_timer_Project
INFO: [VRFC 10-2458] undeclared symbol alarm_posedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:513]
INFO: [VRFC 10-311] analyzing module keypad_test_top
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:564]
INFO: [VRFC 10-311] analyzing module dht11_test_top
INFO: [VRFC 10-311] analyzing module echo_test_top
INFO: [VRFC 10-311] analyzing module Watch_pj_top
INFO: [VRFC 10-311] analyzing module pwm_LED
INFO: [VRFC 10-311] analyzing module DC_Motor_PWM_top
INFO: [VRFC 10-311] analyzing module servo_PWM_top
INFO: [VRFC 10-311] analyzing module adc_ch6_top
INFO: [VRFC 10-311] analyzing module adc_sequence2_top
INFO: [VRFC 10-311] analyzing module I2C_Master_top
INFO: [VRFC 10-311] analyzing module I2C_txtLCD_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module button_Controller
INFO: [VRFC 10-311] analyzing module key_pad_controller
INFO: [VRFC 10-311] analyzing module keypad_Controller_FSM
INFO: [VRFC 10-311] analyzing module dht11_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller_DownSlack
INFO: [VRFC 10-311] analyzing module PWM_100s_step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:695]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:696]
INFO: [VRFC 10-311] analyzing module PWM_100s_128step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:734]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:735]
INFO: [VRFC 10-311] analyzing module PWM_100step
INFO: [VRFC 10-2458] undeclared symbol pwm_freqX100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:771]
INFO: [VRFC 10-311] analyzing module PWM_Nstep_freq
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module I2C_LCD_send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_8bit_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_Controller
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3307.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3307.684 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_dectector_n
Compiling module xil_defaultlib.clock_div_100
Compiling module xil_defaultlib.button_Controller
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_LCD_send_byte
Compiling module xil_defaultlib.I2C_txtLCD_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_txtLCD_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.684 ; gain = 0.000
add_force {/I2C_txtLCD_top/lcd/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/I2C_txtLCD_top/lcd/reset_p} -radix hex {1 0ns}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.684 ; gain = 0.000
add_force {/I2C_txtLCD_top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/I2C_txtLCD_top/reset_p} -radix hex {1 0ns}
add_force {/I2C_txtLCD_top/btn} -radix hex {0 0ns}
run 10 ns
add_force {/I2C_txtLCD_top/reset_p} -radix hex {0 0ns}
run 10 ns
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3307.684 ; gain = 0.000
add_force {/I2C_txtLCD_top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/I2C_txtLCD_top/reset_p} -radix hex {1 0ns}
add_force {/I2C_txtLCD_top/btn} -radix hex {0 0ns}
run 1 ns
add_force {/I2C_txtLCD_top/reset_p} -radix hex {0 0ns}
run 1 ns
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_txtLCD_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_txtLCD_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
INFO: [VRFC 10-311] analyzing module Half_adder_structural
INFO: [VRFC 10-311] analyzing module Half_adder_behavioral
INFO: [VRFC 10-311] analyzing module Half_adder_dataflow
INFO: [VRFC 10-2458] undeclared symbol sumvalue, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:82]
INFO: [VRFC 10-311] analyzing module Full_adder_structural
INFO: [VRFC 10-311] analyzing module Full_adder_behavioral
INFO: [VRFC 10-311] analyzing module Full_adder_DataFlow
INFO: [VRFC 10-311] analyzing module FA_4bits_structural
INFO: [VRFC 10-311] analyzing module FA_4bits_dataFlow
INFO: [VRFC 10-311] analyzing module FA_8bits_Df
INFO: [VRFC 10-311] analyzing module FA_Add_Sub
INFO: [VRFC 10-311] analyzing module FA_AddSub_4bit_DataFlow
INFO: [VRFC 10-311] analyzing module comperator_df
INFO: [VRFC 10-311] analyzing module comperator
INFO: [VRFC 10-311] analyzing module comperator_n_bits_test
INFO: [VRFC 10-311] analyzing module comperator_n_bits_behavior
INFO: [VRFC 10-311] analyzing module decoder_2X4
INFO: [VRFC 10-311] analyzing module decoder_2X4_dataFlow
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module encoder_4X2
INFO: [VRFC 10-311] analyzing module encoder_4X2_dataflow
INFO: [VRFC 10-311] analyzing module MUX_2in1
INFO: [VRFC 10-311] analyzing module MUX_4in1
INFO: [VRFC 10-311] analyzing module MUX_8in1
INFO: [VRFC 10-311] analyzing module DEMUX_1in4
INFO: [VRFC 10-311] analyzing module demux_1to4
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_negativeEdge
INFO: [VRFC 10-311] analyzing module D_FF_positiveEdge
INFO: [VRFC 10-311] analyzing module T_FF_negative
INFO: [VRFC 10-311] analyzing module T_FF_positive
INFO: [VRFC 10-311] analyzing module UpCounter_4bit_async
INFO: [VRFC 10-311] analyzing module DownCounter_4bit_async
INFO: [VRFC 10-311] analyzing module UP_Counter_p
INFO: [VRFC 10-311] analyzing module UP_Counter_n
INFO: [VRFC 10-311] analyzing module Down_Counter_p
INFO: [VRFC 10-311] analyzing module Down_Counter_n
INFO: [VRFC 10-311] analyzing module bcd_upcounter
INFO: [VRFC 10-311] analyzing module bcd_downcounter
INFO: [VRFC 10-311] analyzing module BCD_Up_Down_p
INFO: [VRFC 10-311] analyzing module up_down_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_3bit
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module edge_dectector_p
INFO: [VRFC 10-311] analyzing module edge_dectector_n
INFO: [VRFC 10-311] analyzing module edge_dectector_clk_neg
INFO: [VRFC 10-311] analyzing module shift_register_SISO_n
INFO: [VRFC 10-311] analyzing module R_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module L_shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_Nbit_n
INFO: [VRFC 10-311] analyzing module register_8bit_n
INFO: [VRFC 10-311] analyzing module register_8bit_Nbit_n
INFO: [VRFC 10-311] analyzing module SRAM_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-311] analyzing module clock_div_1000
INFO: [VRFC 10-311] analyzing module clock_div_10_cc
INFO: [VRFC 10-311] analyzing module clock_div_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60
INFO: [VRFC 10-311] analyzing module Loadable_counter_BCD_60
INFO: [VRFC 10-311] analyzing module counter_BCD_60_Clear
INFO: [VRFC 10-311] analyzing module counter_BCD_100_clear
INFO: [VRFC 10-311] analyzing module Loadable_Down_counter_BCD_60
INFO: [VRFC 10-311] analyzing module Downcounter_BCD_60
INFO: [VRFC 10-311] analyzing module SR04_div_58
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_test_top
INFO: [VRFC 10-311] analyzing module ring_counter_fnd
INFO: [VRFC 10-311] analyzing module ring_counter_LED
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_top
INFO: [VRFC 10-311] analyzing module Loadable_watch_Project
INFO: [VRFC 10-311] analyzing module stop_watch_top_clear
INFO: [VRFC 10-311] analyzing module sec_stopwatch_Project
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:336]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:352]
INFO: [VRFC 10-311] analyzing module sec_stopwatch
INFO: [VRFC 10-2458] undeclared symbol clk_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:390]
INFO: [VRFC 10-2458] undeclared symbol reset_start, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:400]
INFO: [VRFC 10-2458] undeclared symbol lap, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:403]
INFO: [VRFC 10-2458] undeclared symbol btn_clear, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:414]
INFO: [VRFC 10-311] analyzing module cook_timer_top
INFO: [VRFC 10-311] analyzing module cook_timer_Project
INFO: [VRFC 10-2458] undeclared symbol alarm_posedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:513]
INFO: [VRFC 10-311] analyzing module keypad_test_top
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:564]
INFO: [VRFC 10-311] analyzing module dht11_test_top
INFO: [VRFC 10-311] analyzing module echo_test_top
INFO: [VRFC 10-311] analyzing module Watch_pj_top
INFO: [VRFC 10-311] analyzing module pwm_LED
INFO: [VRFC 10-311] analyzing module DC_Motor_PWM_top
INFO: [VRFC 10-311] analyzing module servo_PWM_top
INFO: [VRFC 10-311] analyzing module adc_ch6_top
INFO: [VRFC 10-311] analyzing module adc_sequence2_top
INFO: [VRFC 10-311] analyzing module I2C_Master_top
INFO: [VRFC 10-311] analyzing module I2C_txtLCD_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module button_Controller
INFO: [VRFC 10-311] analyzing module key_pad_controller
INFO: [VRFC 10-311] analyzing module keypad_Controller_FSM
INFO: [VRFC 10-311] analyzing module dht11_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller
INFO: [VRFC 10-311] analyzing module Echo_Controller_DownSlack
INFO: [VRFC 10-311] analyzing module PWM_100s_step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:695]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:696]
INFO: [VRFC 10-311] analyzing module PWM_100s_128step
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:734]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_negedge, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:735]
INFO: [VRFC 10-311] analyzing module PWM_100step
INFO: [VRFC 10-2458] undeclared symbol pwm_freqX100, assumed default net type wire [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:771]
INFO: [VRFC 10-311] analyzing module PWM_Nstep_freq
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module I2C_LCD_send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_8bit_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_Controller
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3307.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3307.684 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim'
"xelab -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_dectector_n
Compiling module xil_defaultlib.clock_div_100
Compiling module xil_defaultlib.button_Controller
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_LCD_send_byte
Compiling module xil_defaultlib.I2C_txtLCD_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_txtLCD_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3307.684 ; gain = 0.000
add_force {/I2C_txtLCD_top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/I2C_txtLCD_top/reset_p} -radix hex {1 0ns}
add_force {/I2C_txtLCD_top/btn} -radix hex {0 0ns}
run 10 ns
add_force {/I2C_txtLCD_top/reset_p} -radix hex {0 0ns}
run 10 ns
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 16:25:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 16:25:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 16:39:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 16:39:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3569.758 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7F95A
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 16:46:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 16:46:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 17:06:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 17:06:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 17:21:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 17:21:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 17:26:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/synth_1/runme.log
[Thu Aug 22 17:26:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.runs/impl_1/I2C_txtLCD_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
