(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h19):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire7;
  wire [(2'h2):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire3;
  assign wire5 = $signed((wire1[(3'h5):(2'h3)] >> $unsigned({wire1})));
  assign wire6 = (~^(~&((wire2 | wire5) <<< {wire2})));
  assign wire7 = wire3;
endmodule