#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 17 12:18:43 2019
# Process ID: 20921
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 6532.781 ; gain = 181.691 ; free physical = 9994 ; free virtual = 15116
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/omochan/3A/cpujikken/core/top.sv:5]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/omochan/3A/cpujikken/core/top.sv:5]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/omochan/3A/cpujikken/core/top.sv:6]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/omochan/3A/cpujikken/core/top.sv:7]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/omochan/3A/cpujikken/core/top.sv:8]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/omochan/3A/cpujikken/core/top.sv:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:9]
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-329] [HDL Parser] Unable to determine the value format for HDL parameter 'CLK_PER_HALF_BIT' with value ''. The parameter type is not supported in this release.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-533] HDL Parameter 'CLK_PER_HALF_BIT (Clk Per Half Bit)': Missing data type
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6837.406 ; gain = 0.000 ; free physical = 9856 ; free virtual = 15044
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6837.406 ; gain = 0.000 ; free physical = 9856 ; free virtual = 15044
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {434}] [get_bd_cells top_wrapper_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3467] initial value of parameter 'CLK_PER_HALF_BIT' is omitted [/home/omochan/3A/cpujikken/core/top.sv:3]
ERROR: [VRFC 10-2934] 'CLK_PER_HALF_BIT' is already declared [/home/omochan/3A/cpujikken/core/top.sv:11]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [/home/omochan/3A/cpujikken/core/top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-329] [HDL Parser] Unable to determine the value format for HDL parameter 'CLK_PER_HALF_BIT' with value ''. The parameter type is not supported in this release.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-533] HDL Parameter 'CLK_PER_HALF_BIT (Clk Per Half Bit)': Missing data type
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3467] initial value of parameter 'CLK_PER_HALF_BIT' is omitted [/home/omochan/3A/cpujikken/core/top.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 12:24:53 2019. For additional details about this file, please refer to the WebTalk help file at /home/omochan/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 12:24:53 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6989.773 ; gain = 0.000 ; free physical = 9741 ; free virtual = 15022
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6989.773 ; gain = 0.000 ; free physical = 9680 ; free virtual = 14971
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 6989.773 ; gain = 0.000 ; free physical = 9326 ; free virtual = 14938
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3467] initial value of parameter 'CLK_PER_HALF_BIT' is omitted [/home/omochan/3A/cpujikken/core/top.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 7026.121 ; gain = 0.000 ; free physical = 9652 ; free virtual = 14947
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7026.121 ; gain = 0.000 ; free physical = 9570 ; free virtual = 14919
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:119]
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse -scan_for_includes /home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
ERROR: [VRFC 10-818] illegal expression in target [/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv:18]
ERROR: [VRFC 10-2865] module 'fsub' ignored due to previous errors [/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 7518.543 ; gain = 0.000 ; free physical = 9131 ; free virtual = 14591
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 7604.637 ; gain = 0.000 ; free physical = 9091 ; free virtual = 14589
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/pc}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/gpr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/fpr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/inst}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/mode}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 7604.637 ; gain = 0.000 ; free physical = 9026 ; free virtual = 14503
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 7685.672 ; gain = 0.000 ; free physical = 9052 ; free virtual = 14438
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 7685.672 ; gain = 0.000 ; free physical = 8955 ; free virtual = 14435
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 7733.582 ; gain = 0.000 ; free physical = 9049 ; free virtual = 14531
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 7748.590 ; gain = 15.008 ; free physical = 9142 ; free virtual = 14534
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:46 . Memory (MB): peak = 7748.590 ; gain = 0.000 ; free physical = 7164 ; free virtual = 14463
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 13:08:32 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 13:08:32 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 13:11:05 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 13:11:05 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_top_wrapper_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 17 13:12:12 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 13:12:12 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8554.734 ; gain = 35.621 ; free physical = 5248 ; free virtual = 13337
Restored from archive | CPU: 1.190000 secs | Memory: 27.107468 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8554.734 ; gain = 35.621 ; free physical = 5248 ; free virtual = 13337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8554.734 ; gain = 0.000 ; free physical = 5252 ; free virtual = 13341
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 95 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 8903.898 ; gain = 1004.637 ; free physical = 5022 ; free virtual = 13116
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10145.051 ; gain = 0.000 ; free physical = 3505 ; free virtual = 11608
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:02:35 ; elapsed = 00:00:05 . Memory (MB): peak = 10409.793 ; gain = 0.000 ; free physical = 3709 ; free virtual = 11549
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 10409.793 ; gain = 0.000 ; free physical = 5342 ; free virtual = 11590
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/BRAM/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/dina}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/ena}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 10409.793 ; gain = 0.000 ; free physical = 5275 ; free virtual = 11554
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/dina}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/dina}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/test_cpu/u1/dina}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 11
add_wave {{/test_cpu/u1/dina}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/ena}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/addra}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/douta}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/inst}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/pc}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/gpr}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/fpr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 10416.801 ; gain = 0.000 ; free physical = 5264 ; free virtual = 11480
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/wea}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 10416.801 ; gain = 0.000 ; free physical = 5245 ; free virtual = 11460
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {128}] [get_ips BRAM]
generate_target all [get_files  /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci] -directory /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4964 ; free virtual = 11127
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4656 ; free virtual = 11109
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/test_cpu/u1/BRAM/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4773 ; free virtual = 11106
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid20921.debug)
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4693 ; free virtual = 11105
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4864 ; free virtual = 11099
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 10567.355 ; gain = 0.000 ; free physical = 4625 ; free virtual = 11108
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:05 . Memory (MB): peak = 10591.254 ; gain = 0.000 ; free physical = 4970 ; free virtual = 11125
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 10591.254 ; gain = 0.000 ; free physical = 4826 ; free virtual = 11120
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 10607.262 ; gain = 0.000 ; free physical = 4960 ; free virtual = 11114
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:26 ; elapsed = 00:01:49 . Memory (MB): peak = 10607.262 ; gain = 0.000 ; free physical = 3290 ; free virtual = 11063
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 17:17:31 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 17:17:31 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 17:29:18 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 17:29:18 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 3038 ; free virtual = 10850
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 3039 ; free virtual = 10848
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 3038 ; free virtual = 10845
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 2993 ; free virtual = 10811
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 2988 ; free virtual = 10807
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 17 17:58:16 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 17 17:58:33 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 17 17:58:50 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 10751.957 ; gain = 0.000 ; free physical = 3004 ; free virtual = 10823
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {14.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.375} CONFIG.CLKOUT1_JITTER {221.605} CONFIG.CLKOUT1_PHASE_ERROR {120.412}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {87}] [get_bd_cells top_wrapper_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_top_wrapper_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 18:02:10 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 18:02:10 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 8428
Restored from archive | CPU: 1.150000 secs | Memory: 25.367767 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 8428
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 8429
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 95 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:29:39 ; elapsed = 00:00:08 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10695
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 2419 ; free virtual = 10455
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 2392 ; free virtual = 10436
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10982.035 ; gain = 0.000 ; free physical = 2393 ; free virtual = 10441
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.00} CONFIG.MMCM_DIVCLK_DIVIDE {15} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {594.042} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {260}] [get_bd_cells top_wrapper_0]
endgroup
save_bd_design
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_top_wrapper_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 18:30:09 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sun Nov 17 18:30:09 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 2695 ; free virtual = 10408
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 2694 ; free virtual = 10403
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 2668 ; free virtual = 10375
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:45 ; elapsed = 00:00:06 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 2996 ; free virtual = 10337
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 3983 ; free virtual = 10347
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4143 ; free virtual = 10360
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 3512 ; free virtual = 10327
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:13 ; elapsed = 00:00:06 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 3709 ; free virtual = 10338
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4039 ; free virtual = 10349
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4174 ; free virtual = 10354
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4143 ; free virtual = 10341
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4150 ; free virtual = 10332
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4125 ; free virtual = 10307
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4127 ; free virtual = 10316
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4083 ; free virtual = 10280
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4117 ; free virtual = 10321
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 4131 ; free virtual = 10317
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 11174.242 ; gain = 0.000 ; free physical = 3868 ; free virtual = 10296
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:05 . Memory (MB): peak = 11229.152 ; gain = 0.000 ; free physical = 4361 ; free virtual = 10631
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 11229.152 ; gain = 0.000 ; free physical = 3638 ; free virtual = 10615
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [/home/omochan/3A/cpujikken/core/top.sv:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [/home/omochan/3A/cpujikken/core/top.sv:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [/home/omochan/3A/cpujikken/core/top.sv:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [/home/omochan/3A/cpujikken/core/top.sv:107]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:01 ; elapsed = 00:00:05 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 3870 ; free virtual = 10631
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 3540 ; free virtual = 10618
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:03 ; elapsed = 00:00:05 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 3880 ; free virtual = 10610
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 4191 ; free virtual = 10621
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 4379 ; free virtual = 10630
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:58 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 2921 ; free virtual = 10573
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" Line 4. Module fsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" Line 3. Module finv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 178. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=20)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:02:09 ; elapsed = 00:00:05 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 3189 ; free virtual = 10573
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10600
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 4057 ; free virtual = 10380
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 11277.176 ; gain = 0.000 ; free physical = 4137 ; free virtual = 10393
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 23:52:37 2019...
