--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1419043 paths analyzed, 3855 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.966ns.
--------------------------------------------------------------------------------

Paths for end point core1/rm/r16_4 (SLICE_X28Y19.AX), 1955 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.909ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.361 - 0.383)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X33Y10.C5      net (fanout=84)       1.197   core1/reg_ndx_2<0>
    SLICE_X33Y10.C       Tilo                  0.259   core1/rm/r12<3>
                                                       core1/rm/mux24_10
    SLICE_X34Y12.D1      net (fanout=1)        1.436   core1/rm/mux24_10
    SLICE_X34Y12.CMUX    Topdc                 0.368   core1/rm/r19<1>
                                                       core1/rm/mux24_4
                                                       core1/rm/mux24_2_f7
    SLICE_X23Y12.B2      net (fanout=17)       1.522   core1/reg_right_data<2>
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh361
    SLICE_X23Y12.C4      net (fanout=2)        0.300   core1/Sh36
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh6011
    SLICE_X31Y18.B6      net (fanout=2)        1.003   core1/Sh601
    SLICE_X31Y18.B       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data556
    SLICE_X31Y18.A2      net (fanout=1)        1.230   core1/Mmux_w_data555
    SLICE_X31Y18.A       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data557
    SLICE_X28Y19.AX      net (fanout=31)       1.014   core1/w_data<4>
    SLICE_X28Y19.CLK     Tdick                 0.136   core1/rm/r16<7>
                                                       core1/rm/r16_4
    -------------------------------------------------  ---------------------------
    Total                                      9.909ns (2.207ns logic, 7.702ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.361 - 0.383)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X32Y12.D1      net (fanout=84)       1.426   core1/reg_ndx_2<0>
    SLICE_X32Y12.D       Tilo                  0.205   core1/rm/r8<3>
                                                       core1/rm/mux25_92
    SLICE_X32Y9.D2       net (fanout=1)        1.397   core1/rm/mux25_92
    SLICE_X32Y9.CMUX     Topdc                 0.338   core1/rm/r3<1>
                                                       core1/rm/mux25_4
                                                       core1/rm/mux25_2_f7
    SLICE_X23Y12.B3      net (fanout=18)       1.311   core1/reg_right_data<3>
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh361
    SLICE_X23Y12.C4      net (fanout=2)        0.300   core1/Sh36
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh6011
    SLICE_X31Y18.B6      net (fanout=2)        1.003   core1/Sh601
    SLICE_X31Y18.B       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data556
    SLICE_X31Y18.A2      net (fanout=1)        1.230   core1/Mmux_w_data555
    SLICE_X31Y18.A       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data557
    SLICE_X28Y19.AX      net (fanout=31)       1.014   core1/w_data<4>
    SLICE_X28Y19.CLK     Tdick                 0.136   core1/rm/r16<7>
                                                       core1/rm/r16_4
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (2.123ns logic, 7.681ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r12_2 (FF)
  Destination:          core1/rm/r16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.763ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.361 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r12_2 to core1/rm/r16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.CQ      Tcko                  0.391   core1/rm/r12<3>
                                                       core1/rm/r12_2
    SLICE_X33Y10.C4      net (fanout=2)        1.068   core1/rm/r12<2>
    SLICE_X33Y10.C       Tilo                  0.259   core1/rm/r12<3>
                                                       core1/rm/mux24_10
    SLICE_X34Y12.D1      net (fanout=1)        1.436   core1/rm/mux24_10
    SLICE_X34Y12.CMUX    Topdc                 0.368   core1/rm/r19<1>
                                                       core1/rm/mux24_4
                                                       core1/rm/mux24_2_f7
    SLICE_X23Y12.B2      net (fanout=17)       1.522   core1/reg_right_data<2>
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh361
    SLICE_X23Y12.C4      net (fanout=2)        0.300   core1/Sh36
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r14<11>
                                                       core1/Sh6011
    SLICE_X31Y18.B6      net (fanout=2)        1.003   core1/Sh601
    SLICE_X31Y18.B       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data556
    SLICE_X31Y18.A2      net (fanout=1)        1.230   core1/Mmux_w_data555
    SLICE_X31Y18.A       Tilo                  0.259   core1/rm/r15<7>
                                                       core1/Mmux_w_data557
    SLICE_X28Y19.AX      net (fanout=31)       1.014   core1/w_data<4>
    SLICE_X28Y19.CLK     Tdick                 0.136   core1/rm/r16<7>
                                                       core1/rm/r16_4
    -------------------------------------------------  ---------------------------
    Total                                      9.763ns (2.190ns logic, 7.573ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r30_11 (SLICE_X20Y12.DX), 3126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1_4 (FF)
  Destination:          core1/rm/r30_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.884ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.249 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1_4 to core1/rm/r30_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.DQ      Tcko                  0.447   core1/reg_ndx_2_1_4
                                                       core1/reg_ndx_2_1_4
    SLICE_X23Y11.D1      net (fanout=18)       1.327   core1/reg_ndx_2_1_4
    SLICE_X23Y11.D       Tilo                  0.259   core1/rm/r20<11>
                                                       core1/rm/mux18_8
    SLICE_X24Y11.C1      net (fanout=1)        1.358   core1/rm/mux18_8
    SLICE_X24Y11.CMUX    Tilo                  0.343   core1/rm/r6<10>
                                                       core1/rm/mux18_3
                                                       core1/rm/mux18_2_f7
    SLICE_X32Y15.B3      net (fanout=18)       1.313   core1/reg_right_data<11>
    SLICE_X32Y15.B       Tilo                  0.205   core1/rm/r18<6>
                                                       core1/Sh112
    SLICE_X20Y13.D1      net (fanout=3)        1.549   core1/Sh11
    SLICE_X20Y13.D       Tilo                  0.205   core1/rm/r27<11>
                                                       core1/Mmux_w_data154
    SLICE_X20Y13.C6      net (fanout=1)        0.118   core1/Mmux_w_data153
    SLICE_X20Y13.C       Tilo                  0.205   core1/rm/r27<11>
                                                       core1/Mmux_w_data156
    SLICE_X21Y13.A4      net (fanout=1)        0.273   core1/Mmux_w_data155
    SLICE_X21Y13.A       Tilo                  0.259   core1/rm/r0<14>
                                                       core1/Mmux_w_data157
    SLICE_X20Y12.DX      net (fanout=32)       1.887   core1/w_data<11>
    SLICE_X20Y12.CLK     Tdick                 0.136   core1/rm/r30<11>
                                                       core1/rm/r30_11
    -------------------------------------------------  ---------------------------
    Total                                      9.884ns (2.059ns logic, 7.825ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r23_11 (FF)
  Destination:          core1/rm/r30_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.249 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r23_11 to core1/rm/r30_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y14.DQ      Tcko                  0.447   core1/rm/r23<11>
                                                       core1/rm/r23_11
    SLICE_X23Y11.D2      net (fanout=2)        1.322   core1/rm/r23<11>
    SLICE_X23Y11.D       Tilo                  0.259   core1/rm/r20<11>
                                                       core1/rm/mux18_8
    SLICE_X24Y11.C1      net (fanout=1)        1.358   core1/rm/mux18_8
    SLICE_X24Y11.CMUX    Tilo                  0.343   core1/rm/r6<10>
                                                       core1/rm/mux18_3
                                                       core1/rm/mux18_2_f7
    SLICE_X32Y15.B3      net (fanout=18)       1.313   core1/reg_right_data<11>
    SLICE_X32Y15.B       Tilo                  0.205   core1/rm/r18<6>
                                                       core1/Sh112
    SLICE_X20Y13.D1      net (fanout=3)        1.549   core1/Sh11
    SLICE_X20Y13.D       Tilo                  0.205   core1/rm/r27<11>
                                                       core1/Mmux_w_data154
    SLICE_X20Y13.C6      net (fanout=1)        0.118   core1/Mmux_w_data153
    SLICE_X20Y13.C       Tilo                  0.205   core1/rm/r27<11>
                                                       core1/Mmux_w_data156
    SLICE_X21Y13.A4      net (fanout=1)        0.273   core1/Mmux_w_data155
    SLICE_X21Y13.A       Tilo                  0.259   core1/rm/r0<14>
                                                       core1/Mmux_w_data157
    SLICE_X20Y12.DX      net (fanout=32)       1.887   core1/w_data<11>
    SLICE_X20Y12.CLK     Tdick                 0.136   core1/rm/r30<11>
                                                       core1/rm/r30_11
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (2.059ns logic, 7.820ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r21_4 (FF)
  Destination:          core1/rm/r30_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.706ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.339 - 0.399)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r21_4 to core1/rm/r30_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.AQ      Tcko                  0.391   core1/rm/r21<4>
                                                       core1/rm/r21_4
    SLICE_X33Y17.C2      net (fanout=2)        1.275   core1/rm/r21<4>
    SLICE_X33Y17.C       Tilo                  0.259   core1/rm/r20<7>
                                                       core1/rm/mux26_8
    SLICE_X26Y16.C1      net (fanout=1)        1.339   core1/rm/mux26_8
    SLICE_X26Y16.CMUX    Tilo                  0.361   core1/current_immediate<13>
                                                       core1/rm/mux26_3
                                                       core1/rm/mux26_2_f7
    SLICE_X31Y16.A3      net (fanout=18)       0.855   core1/reg_right_data<4>
    SLICE_X31Y16.A       Tilo                  0.259   core1/rm/r22<7>
                                                       core1/Sh391
    SLICE_X20Y15.C2      net (fanout=2)        1.151   core1/Sh39
    SLICE_X20Y15.C       Tilo                  0.205   core1/rm/r14<15>
                                                       core1/Mmux_w_data151
    SLICE_X21Y13.B4      net (fanout=1)        0.883   core1/Mmux_w_data15
    SLICE_X21Y13.B       Tilo                  0.259   core1/rm/r0<14>
                                                       core1/Mmux_w_data152
    SLICE_X21Y13.A5      net (fanout=1)        0.187   core1/Mmux_w_data151
    SLICE_X21Y13.A       Tilo                  0.259   core1/rm/r0<14>
                                                       core1/Mmux_w_data157
    SLICE_X20Y12.DX      net (fanout=32)       1.887   core1/w_data<11>
    SLICE_X20Y12.CLK     Tdick                 0.136   core1/rm/r30<11>
                                                       core1/rm/r30_11
    -------------------------------------------------  ---------------------------
    Total                                      9.706ns (2.129ns logic, 7.577ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r21_5 (SLICE_X28Y15.BX), 2117 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1_2 (FF)
  Destination:          core1/rm/r21_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.903ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.275 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1_2 to core1/rm/r21_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.BQ      Tcko                  0.447   core1/reg_ndx_2_1_4
                                                       core1/reg_ndx_2_1_2
    SLICE_X23Y17.B4      net (fanout=21)       1.446   core1/reg_ndx_2_1_2
    SLICE_X23Y17.B       Tilo                  0.259   core1/rm/r30<15>
                                                       core1/rm/mux22_9
    SLICE_X16Y17.C2      net (fanout=1)        1.055   core1/rm/mux22_9
    SLICE_X16Y17.CMUX    Tilo                  0.343   core1/rm/mux22_7
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X34Y19.C1      net (fanout=16)       2.394   core1/reg_right_data<15>
    SLICE_X34Y19.CMUX    Tilo                  0.361   core1/Mmux_w_data402
                                                       core1/Sh1711_G
                                                       core1/Sh1711
    SLICE_X33Y20.A6      net (fanout=2)        0.723   core1/Sh171
    SLICE_X33Y20.A       Tilo                  0.259   core1/Mmux_w_data60
                                                       core1/Mmux_w_data602
    SLICE_X31Y19.C4      net (fanout=1)        0.505   core1/Mmux_w_data601
    SLICE_X31Y19.C       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data604
    SLICE_X31Y19.B6      net (fanout=1)        0.285   core1/Mmux_w_data603
    SLICE_X31Y19.B       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data607
    SLICE_X28Y15.BX      net (fanout=31)       1.172   core1/w_data<5>
    SLICE_X28Y15.CLK     Tdick                 0.136   core1/rm/r21<7>
                                                       core1/rm/r21_5
    -------------------------------------------------  ---------------------------
    Total                                      9.903ns (2.323ns logic, 7.580ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0_2 (FF)
  Destination:          core1/rm/r21_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.597ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.275 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0_2 to core1/rm/r21_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.BQ      Tcko                  0.391   core1/reg_ndx_1<3>
                                                       core1/reg_ndx_2_0_2
    SLICE_X19Y19.B1      net (fanout=21)       1.300   core1/reg_ndx_2_0_2
    SLICE_X19Y19.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux22_81
    SLICE_X16Y17.C4      net (fanout=1)        0.951   core1/rm/mux22_81
    SLICE_X16Y17.CMUX    Tilo                  0.343   core1/rm/mux22_7
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X34Y19.C1      net (fanout=16)       2.394   core1/reg_right_data<15>
    SLICE_X34Y19.CMUX    Tilo                  0.361   core1/Mmux_w_data402
                                                       core1/Sh1711_G
                                                       core1/Sh1711
    SLICE_X33Y20.A6      net (fanout=2)        0.723   core1/Sh171
    SLICE_X33Y20.A       Tilo                  0.259   core1/Mmux_w_data60
                                                       core1/Mmux_w_data602
    SLICE_X31Y19.C4      net (fanout=1)        0.505   core1/Mmux_w_data601
    SLICE_X31Y19.C       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data604
    SLICE_X31Y19.B6      net (fanout=1)        0.285   core1/Mmux_w_data603
    SLICE_X31Y19.B       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data607
    SLICE_X28Y15.BX      net (fanout=31)       1.172   core1/w_data<5>
    SLICE_X28Y15.CLK     Tdick                 0.136   core1/rm/r21<7>
                                                       core1/rm/r21_5
    -------------------------------------------------  ---------------------------
    Total                                      9.597ns (2.267ns logic, 7.330ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1_1 (FF)
  Destination:          core1/rm/r21_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.501ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.275 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1_1 to core1/rm/r21_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   core1/reg_ndx_2_0_4
                                                       core1/reg_ndx_2_1_1
    SLICE_X25Y19.B1      net (fanout=21)       1.278   core1/reg_ndx_2_1_1
    SLICE_X25Y19.B       Tilo                  0.259   core1/rm/r4<15>
                                                       core1/rm/mux22_91
    SLICE_X16Y17.D6      net (fanout=1)        0.826   core1/rm/mux22_91
    SLICE_X16Y17.CMUX    Topdc                 0.338   core1/rm/mux22_7
                                                       core1/rm/mux22_4
                                                       core1/rm/mux22_2_f7
    SLICE_X34Y19.C1      net (fanout=16)       2.394   core1/reg_right_data<15>
    SLICE_X34Y19.CMUX    Tilo                  0.361   core1/Mmux_w_data402
                                                       core1/Sh1711_G
                                                       core1/Sh1711
    SLICE_X33Y20.A6      net (fanout=2)        0.723   core1/Sh171
    SLICE_X33Y20.A       Tilo                  0.259   core1/Mmux_w_data60
                                                       core1/Mmux_w_data602
    SLICE_X31Y19.C4      net (fanout=1)        0.505   core1/Mmux_w_data601
    SLICE_X31Y19.C       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data604
    SLICE_X31Y19.B6      net (fanout=1)        0.285   core1/Mmux_w_data603
    SLICE_X31Y19.B       Tilo                  0.259   core1/rm/r8<7>
                                                       core1/Mmux_w_data607
    SLICE_X28Y15.BX      net (fanout=31)       1.172   core1/w_data<5>
    SLICE_X28Y15.CLK     Tdick                 0.136   core1/rm/r21<7>
                                                       core1/rm/r21_5
    -------------------------------------------------  ---------------------------
    Total                                      9.501ns (2.318ns logic, 7.183ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/vpg/Mshreg_seed_27 (SLICE_X10Y24.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/seed_7 (FF)
  Destination:          vga/vpg/Mshreg_seed_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.082 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/seed_7 to vga/vpg/Mshreg_seed_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.198   vga/vpg/seed<7>
                                                       vga/vpg/seed_7
    SLICE_X10Y24.AI      net (fanout=2)        0.156   vga/vpg/seed<7>
    SLICE_X10Y24.CLK     Tdh         (-Th)    -0.030   vga/vpg/seed<30>
                                                       vga/vpg/Mshreg_seed_27
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.228ns logic, 0.156ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/tcol_0 (SLICE_X8Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/vsg/col_0 (FF)
  Destination:          vga/vpg/tcol_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/vsg/col_0 to vga/vpg/tcol_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.198   vga/vpg/vsg/col<3>
                                                       vga/vpg/vsg/col_0
    SLICE_X8Y24.AX       net (fanout=2)        0.144   vga/vpg/vsg/col<0>
    SLICE_X8Y24.CLK      Tckdi       (-Th)    -0.048   vga/vpg/tcol<3>
                                                       vga/vpg/tcol_0
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/tcol_3 (SLICE_X8Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/vsg/col_3 (FF)
  Destination:          vga/vpg/tcol_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/vsg/col_3 to vga/vpg/tcol_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.198   vga/vpg/vsg/col<3>
                                                       vga/vpg/vsg/col_3
    SLICE_X8Y24.DX       net (fanout=2)        0.188   vga/vpg/vsg/col<3>
    SLICE_X8Y24.CLK      Tckdi       (-Th)    -0.048   vga/vpg/tcol<3>
                                                       vga/vpg/tcol_3
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.246ns logic, 0.188ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.966|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1419043 paths, 0 nets, and 8487 connections

Design statistics:
   Minimum period:   9.966ns{1}   (Maximum frequency: 100.341MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 10:37:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 286 MB



