{"vcs1":{"timestamp_begin":1699712579.331190479, "rt":1.95, "ut":0.56, "st":0.29}}
{"vcselab":{"timestamp_begin":1699712581.372824467, "rt":1.24, "ut":0.34, "st":0.19}}
{"link":{"timestamp_begin":1699712582.700741400, "rt":0.41, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699712578.417797922}
{"VCS_COMP_START_TIME": 1699712578.417797922}
{"VCS_COMP_END_TIME": 1699712587.816956805}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
