Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: DATAMEMORY.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DATAMEMORY.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DATAMEMORY"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DATAMEMORY
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Phase 2\Trials\Try1\DATAMEMORY.vhd" into library work
Parsing entity <DATAMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <datamemory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DATAMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\Phase 2\Trials\Try1\DATAMEMORY.vhd" Line 29: loadit should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DATAMEMORY>.
    Related source file is "D:\Phase 2\Trials\Try1\DATAMEMORY.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <MEMORY<12>>.
    Found 32-bit register for signal <MEMORY<13>>.
    Found 32-bit register for signal <MEMORY<14>>.
    Found 32-bit register for signal <MEMORY<1>>.
    Found 32-bit register for signal <MEMORY<2>>.
    Found 32-bit register for signal <MEMORY<3>>.
    Found 32-bit register for signal <MEMORY<4>>.
    Found 32-bit register for signal <MEMORY<5>>.
    Found 32-bit register for signal <MEMORY<6>>.
    Found 32-bit register for signal <MEMORY<7>>.
    Found 32-bit register for signal <MEMORY<8>>.
    Found 32-bit register for signal <MEMORY<9>>.
    Found 32-bit register for signal <MEMORY<10>>.
    Found 32-bit register for signal <MEMORY<11>>.
    Found 32-bit register for signal <MEMORY<15>>.
    Found 32-bit register for signal <MEMORY<16>>.
    Found 32-bit register for signal <MEMORY<17>>.
    Found 32-bit register for signal <MEMORY<18>>.
    Found 32-bit register for signal <MEMORY<19>>.
    Found 32-bit register for signal <MEMORY<20>>.
    Found 32-bit register for signal <MEMORY<21>>.
    Found 32-bit register for signal <MEMORY<22>>.
    Found 32-bit register for signal <MEMORY<23>>.
    Found 32-bit register for signal <MEMORY<24>>.
    Found 32-bit register for signal <MEMORY<25>>.
    Found 32-bit register for signal <MEMORY<26>>.
    Found 32-bit register for signal <MEMORY<27>>.
    Found 32-bit register for signal <MEMORY<28>>.
    Found 32-bit register for signal <MEMORY<29>>.
    Found 32-bit register for signal <MEMORY<30>>.
    Found 32-bit register for signal <MEMORY<31>>.
    Found 32-bit register for signal <MEMORY<32>>.
    Found 32-bit register for signal <MEMORY<33>>.
    Found 32-bit register for signal <MEMORY<34>>.
    Found 32-bit register for signal <MEMORY<35>>.
    Found 32-bit register for signal <MEMORY<36>>.
    Found 32-bit register for signal <MEMORY<37>>.
    Found 32-bit register for signal <MEMORY<38>>.
    Found 32-bit register for signal <MEMORY<39>>.
    Found 32-bit register for signal <MEMORY<40>>.
    Found 32-bit register for signal <MEMORY<41>>.
    Found 32-bit register for signal <MEMORY<42>>.
    Found 32-bit register for signal <MEMORY<43>>.
    Found 32-bit register for signal <MEMORY<44>>.
    Found 32-bit register for signal <MEMORY<45>>.
    Found 32-bit register for signal <MEMORY<46>>.
    Found 32-bit register for signal <MEMORY<47>>.
    Found 32-bit register for signal <MEMORY<48>>.
    Found 32-bit register for signal <MEMORY<49>>.
    Found 32-bit register for signal <MEMORY<50>>.
    Found 32-bit register for signal <MEMORY<51>>.
    Found 32-bit register for signal <MEMORY<52>>.
    Found 32-bit register for signal <MEMORY<53>>.
    Found 32-bit register for signal <MEMORY<54>>.
    Found 32-bit register for signal <MEMORY<55>>.
    Found 32-bit register for signal <MEMORY<56>>.
    Found 32-bit register for signal <MEMORY<57>>.
    Found 32-bit register for signal <MEMORY<58>>.
    Found 32-bit register for signal <MEMORY<59>>.
    Found 32-bit register for signal <MEMORY<60>>.
    Found 32-bit register for signal <MEMORY<61>>.
    Found 32-bit register for signal <MEMORY<62>>.
    Found 32-bit register for signal <MEMORY<63>>.
    Found 32-bit register for signal <MEMORY<0>>.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<31>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<30>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<28>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<27>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<26>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<25>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<24>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<23>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<22>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<21>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<20>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<19>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<18>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<17>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<16>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<15>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<14>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<13>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<12>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<11>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<10>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<9>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<8>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<7>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<6>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<5>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<4>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<3>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<2>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<1>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<0>> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_READ_MEM_READ_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_3_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<31>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_5_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<30>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_7_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<29>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_9_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<28>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_11_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<27>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_13_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<26>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_15_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<25>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_17_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<24>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_19_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<23>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_21_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<22>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_23_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<21>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_25_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<20>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_27_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<19>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_29_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<18>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_31_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<17>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_33_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<16>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_35_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<15>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_37_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<14>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_39_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<13>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_41_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<12>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_43_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<11>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_45_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<10>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_47_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<9>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_49_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<8>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_51_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<7>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_53_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<6>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_55_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<5>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_57_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<4>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_59_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<3>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_61_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<2>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_63_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<1>> created at line 61
    Found 1-bit tristate buffer for signal <OUTS<0>> created at line 61
    Found 32-bit comparator greater for signal <GND_5_o_ADDR_int[31]_LessThan_245_o> created at line 61
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <DATAMEMORY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 32-bit register                                       : 64
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 32
 1-bit 64-to-1 multiplexer                             : 32
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 32
 1-bit 64-to-1 multiplexer                             : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DATAMEMORY> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DATAMEMORY, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DATAMEMORY.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 760
#      INV                         : 1
#      LUT3                        : 8
#      LUT4                        : 1
#      LUT5                        : 22
#      LUT6                        : 723
#      MUXCY                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 2081
#      FDCE_1                      : 92
#      FDE_1                       : 1952
#      FDPE_1                      : 4
#      LD                          : 33
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 65
#      OBUFT                       : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2049  out of  126800     1%  
 Number of Slice LUTs:                  755  out of  63400     1%  
    Number used as Logic:               755  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2199
   Number with an unused Flip Flop:     150  out of   2199     6%  
   Number with an unused LUT:          1444  out of   2199    65%  
   Number of fully used LUT-FF pairs:   605  out of   2199    27%  
   Number of unique control sets:        65

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  98  out of    210    46%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)                | Load  |
-----------------------------------------------------+--------------------------------------+-------+
CLK                                                  | BUFGP                                | 2048  |
MEM_READ_MEM_READ_OR_1_o(MEM_READ_MEM_READ_OR_1_o1:O)| BUFG(*)(MEM_READ_MEM_READ_DLATCH_2_q)| 33    |
-----------------------------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.277ns
   Maximum output required time after clock: 1.250ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 18048 / 4192
-------------------------------------------------------------------------
Offset:              2.092ns (Levels of Logic = 3)
  Source:            ADDRESS<2> (PAD)
  Destination:       MEMORY_16_0 (FF)
  Destination Clock: CLK falling

  Data Path: ADDRESS<2> to MEMORY_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           520   0.001   0.690  ADDRESS_2_IBUF (ADDRESS_2_IBUF)
     LUT3:I0->O            8   0.097   0.725  _n0668_inv21 (_n0668_inv2)
     LUT6:I0->O           32   0.097   0.386  _n0724_inv1 (_n0724_inv)
     FDE_1:CE                  0.095          MEMORY_23_0
    ----------------------------------------
    Total                      2.092ns (0.290ns logic, 1.802ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MEM_READ_MEM_READ_OR_1_o'
  Total number of paths / destination ports: 1388 / 33
-------------------------------------------------------------------------
Offset:              2.277ns (Levels of Logic = 4)
  Source:            ADDRESS<3> (PAD)
  Destination:       OUTS[31]_MEM_READ_DLATCH_5_q (LATCH)
  Destination Clock: MEM_READ_MEM_READ_OR_1_o falling

  Data Path: ADDRESS<3> to OUTS[31]_MEM_READ_DLATCH_5_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           520   0.001   0.872  ADDRESS_3_IBUF (ADDRESS_3_IBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>_122 (Mmux_ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>_122)
     LUT6:I2->O            1   0.097   0.556  Mmux_ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>_7 (Mmux_ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>_7)
     LUT6:I2->O            1   0.097   0.000  ADDRESS<7>341 (ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>)
     LD:D                     -0.028          OUTS[31]_MEM_READ_DLATCH_5_q
    ----------------------------------------
    Total                      2.277ns (0.292ns logic, 1.985ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_READ_MEM_READ_OR_1_o'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              1.250ns (Levels of Logic = 2)
  Source:            MEM_READ_MEM_READ_DLATCH_2_q (LATCH)
  Destination:       OUTPUT<31> (PAD)
  Source Clock:      MEM_READ_MEM_READ_OR_1_o falling

  Data Path: MEM_READ_MEM_READ_DLATCH_2_q to OUTPUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  MEM_READ_MEM_READ_DLATCH_2_q (MEM_READ_MEM_READ_DLATCH_2_q)
     INV:I->O             32   0.113   0.386  MEM_READ_MEM_READ_DLATCH_2_q_inv321_INV_0 (MEM_READ_MEM_READ_DLATCH_2_q_inv)
     OBUFT:T->O                0.000          OUTPUT_31_OBUFT (OUTPUT<31>)
    ----------------------------------------
    Total                      1.250ns (0.585ns logic, 0.665ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MEM_READ_MEM_READ_OR_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.324|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.39 secs
 
--> 

Total memory usage is 4637516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    0 (   0 filtered)

