name: carry-lookahead-adder-sequence
tasks:
  - name: simulate
    mdc_work: SystemVerilog/sim
    commands:
      - dsim -top work.carry_lookahead_adder_tb -F filelist.txt -l logs/carry_lookahead_log_$(fanout.seed).log -sv_seed $(fanout.seed)
    fanout:
      name: seed
      type: sequence
      from: 100
      to: 110
    outputs:
      artifacts:
        - name: carry_lookahead_log
          path: SystemVerilog/sim/logs
