
stm32f7-drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000946c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800964c  0800964c  0001964c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096b8  080096b8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080096b8  080096b8  000196b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096c0  080096c0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096c0  080096c0  000196c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096c4  080096c4  000196c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080096c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  20000074  0800973c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  0800973c  000205a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fb4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b5d  00000000  00000000  00036058  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012e0  00000000  00000000  00038bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001178  00000000  00000000  00039e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004647  00000000  00000000  0003b010  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f783  00000000  00000000  0003f657  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e2264  00000000  00000000  0004edda  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013103e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000536c  00000000  00000000  001310bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009634 	.word	0x08009634

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	08009634 	.word	0x08009634

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2uiz>:
 8000abc:	004a      	lsls	r2, r1, #1
 8000abe:	d211      	bcs.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d211      	bcs.n	8000aea <__aeabi_d2uiz+0x2e>
 8000ac6:	d50d      	bpl.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d40e      	bmi.n	8000af0 <__aeabi_d2uiz+0x34>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d102      	bne.n	8000af6 <__aeabi_d2uiz+0x3a>
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	4770      	bx	lr
 8000af6:	f04f 0000 	mov.w	r0, #0
 8000afa:	4770      	bx	lr

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b972 	b.w	8000df8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	4688      	mov	r8, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d14b      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3a:	428a      	cmp	r2, r1
 8000b3c:	4615      	mov	r5, r2
 8000b3e:	d967      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000b40:	fab2 f282 	clz	r2, r2
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0720 	rsb	r7, r2, #32
 8000b4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b52:	4095      	lsls	r5, r2
 8000b54:	ea47 0803 	orr.w	r8, r7, r3
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b64:	fa1f fc85 	uxth.w	ip, r5
 8000b68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b70:	fb07 f10c 	mul.w	r1, r7, ip
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18eb      	adds	r3, r5, r3
 8000b7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b7e:	f080 811b 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8118 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000b88:	3f02      	subs	r7, #2
 8000b8a:	442b      	add	r3, r5
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba0:	45a4      	cmp	ip, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	192c      	adds	r4, r5, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8107 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000bae:	45a4      	cmp	ip, r4
 8000bb0:	f240 8104 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	442c      	add	r4, r5
 8000bb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bbc:	eba4 040c 	sub.w	r4, r4, ip
 8000bc0:	2700      	movs	r7, #0
 8000bc2:	b11e      	cbz	r6, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bcc:	4639      	mov	r1, r7
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0xbe>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80eb 	beq.w	8000db2 <__udivmoddi4+0x286>
 8000bdc:	2700      	movs	r7, #0
 8000bde:	e9c6 0100 	strd	r0, r1, [r6]
 8000be2:	4638      	mov	r0, r7
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	fab3 f783 	clz	r7, r3
 8000bee:	2f00      	cmp	r7, #0
 8000bf0:	d147      	bne.n	8000c82 <__udivmoddi4+0x156>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xd0>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 80fa 	bhi.w	8000df0 <__udivmoddi4+0x2c4>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4698      	mov	r8, r3
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d0e0      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c0e:	e7dd      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c10:	b902      	cbnz	r2, 8000c14 <__udivmoddi4+0xe8>
 8000c12:	deff      	udf	#255	; 0xff
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	f040 808f 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1e:	1b49      	subs	r1, r1, r5
 8000c20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c24:	fa1f f885 	uxth.w	r8, r5
 8000c28:	2701      	movs	r7, #1
 8000c2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c2e:	0c23      	lsrs	r3, r4, #16
 8000c30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c38:	fb08 f10c 	mul.w	r1, r8, ip
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c40:	18eb      	adds	r3, r5, r3
 8000c42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	f200 80cd 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c4e:	4684      	mov	ip, r0
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	b2a3      	uxth	r3, r4
 8000c54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c60:	fb08 f800 	mul.w	r8, r8, r0
 8000c64:	45a0      	cmp	r8, r4
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x14c>
 8000c68:	192c      	adds	r4, r5, r4
 8000c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x14a>
 8000c70:	45a0      	cmp	r8, r4
 8000c72:	f200 80b6 	bhi.w	8000de2 <__udivmoddi4+0x2b6>
 8000c76:	4618      	mov	r0, r3
 8000c78:	eba4 0408 	sub.w	r4, r4, r8
 8000c7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c80:	e79f      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c82:	f1c7 0c20 	rsb	ip, r7, #32
 8000c86:	40bb      	lsls	r3, r7
 8000c88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c90:	fa01 f407 	lsl.w	r4, r1, r7
 8000c94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca0:	4325      	orrs	r5, r4
 8000ca2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ca6:	0c2c      	lsrs	r4, r5, #16
 8000ca8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cac:	fa1f fa8e 	uxth.w	sl, lr
 8000cb0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	fa02 f207 	lsl.w	r2, r2, r7
 8000cbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	f080 8087 	bcs.w	8000dde <__udivmoddi4+0x2b2>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f240 8084 	bls.w	8000dde <__udivmoddi4+0x2b2>
 8000cd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cda:	4473      	add	r3, lr
 8000cdc:	1b1b      	subs	r3, r3, r4
 8000cde:	b2ad      	uxth	r5, r5
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	d26b      	bcs.n	8000dd6 <__udivmoddi4+0x2aa>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d969      	bls.n	8000dd6 <__udivmoddi4+0x2aa>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4474      	add	r4, lr
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c2      	mov	sl, r8
 8000d16:	464b      	mov	r3, r9
 8000d18:	d354      	bcc.n	8000dc4 <__udivmoddi4+0x298>
 8000d1a:	d051      	beq.n	8000dc0 <__udivmoddi4+0x294>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d069      	beq.n	8000df4 <__udivmoddi4+0x2c8>
 8000d20:	ebb1 050a 	subs.w	r5, r1, sl
 8000d24:	eb64 0403 	sbc.w	r4, r4, r3
 8000d28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d2c:	40fd      	lsrs	r5, r7
 8000d2e:	40fc      	lsrs	r4, r7
 8000d30:	ea4c 0505 	orr.w	r5, ip, r5
 8000d34:	e9c6 5400 	strd	r5, r4, [r6]
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e747      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f703 	lsr.w	r7, r0, r3
 8000d44:	4095      	lsls	r5, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d52:	4338      	orrs	r0, r7
 8000d54:	0c01      	lsrs	r1, r0, #16
 8000d56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5a:	fa1f f885 	uxth.w	r8, r5
 8000d5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d66:	fb07 f308 	mul.w	r3, r7, r8
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x256>
 8000d72:	1869      	adds	r1, r5, r1
 8000d74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d78:	d22f      	bcs.n	8000dda <__udivmoddi4+0x2ae>
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d92d      	bls.n	8000dda <__udivmoddi4+0x2ae>
 8000d7e:	3f02      	subs	r7, #2
 8000d80:	4429      	add	r1, r5
 8000d82:	1acb      	subs	r3, r1, r3
 8000d84:	b281      	uxth	r1, r0
 8000d86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d92:	fb00 f308 	mul.w	r3, r0, r8
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x27e>
 8000d9a:	1869      	adds	r1, r5, r1
 8000d9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da0:	d217      	bcs.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d915      	bls.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4429      	add	r1, r5
 8000daa:	1ac9      	subs	r1, r1, r3
 8000dac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db0:	e73b      	b.n	8000c2a <__udivmoddi4+0xfe>
 8000db2:	4637      	mov	r7, r6
 8000db4:	4630      	mov	r0, r6
 8000db6:	e709      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db8:	4607      	mov	r7, r0
 8000dba:	e6e7      	b.n	8000b8c <__udivmoddi4+0x60>
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	e6fb      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dc0:	4541      	cmp	r1, r8
 8000dc2:	d2ab      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dc8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dcc:	3801      	subs	r0, #1
 8000dce:	4613      	mov	r3, r2
 8000dd0:	e7a4      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd2:	4660      	mov	r0, ip
 8000dd4:	e7e9      	b.n	8000daa <__udivmoddi4+0x27e>
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	e795      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000dda:	4667      	mov	r7, ip
 8000ddc:	e7d1      	b.n	8000d82 <__udivmoddi4+0x256>
 8000dde:	4681      	mov	r9, r0
 8000de0:	e77c      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	442c      	add	r4, r5
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0x14c>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	442b      	add	r3, r5
 8000dee:	e72f      	b.n	8000c50 <__udivmoddi4+0x124>
 8000df0:	4638      	mov	r0, r7
 8000df2:	e708      	b.n	8000c06 <__udivmoddi4+0xda>
 8000df4:	4637      	mov	r7, r6
 8000df6:	e6e9      	b.n	8000bcc <__udivmoddi4+0xa0>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <ESC_INIT>:
//{
//
//}

ESC_CONTROLLER* ESC_INIT(TIM_HandleTypeDef** dmaTickTimers, TIM_HandleTypeDef* pwmTimer, DMA_HandleTypeDef** dmaHandlers)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	dmaTickTimers[0]->Instance->ARR = TIMER_ARR - 1; 	// htim4 ARR, synchronize timer that control DMA requests
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e12:	62da      	str	r2, [r3, #44]	; 0x2c
	dmaTickTimers[1]->Instance->ARR = TIMER_ARR - 1; 	// htim5 ARR, synchronize timer that control DMA requests
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3304      	adds	r3, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
	pwmTimer->Instance->ARR = TIMER_ARR - 1;		 		// htim3 ARR, synchronize timer that control DMA requests
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e2a:	62da      	str	r2, [r3, #44]	; 0x2c
	// Enable DMA requests on CH1 and CH2
	dmaTickTimers[0]->Instance->DIER = TIM_DIER_CC1DE | TIM_DIER_CC2DE | TIM_DIER_CC3DE;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8000e36:	60da      	str	r2, [r3, #12]
	dmaTickTimers[1]->Instance->DIER = TIM_DIER_CC1DE | TIM_DIER_CC2DE;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000e44:	60da      	str	r2, [r3, #12]
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_1);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f005 fcd3 	bl	80067f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_2);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2104      	movs	r1, #4
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f005 fccd 	bl	80067f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_3);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2108      	movs	r1, #8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f005 fcc7 	bl	80067f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[1], TIM_CHANNEL_2);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2104      	movs	r1, #4
 8000e72:	4618      	mov	r0, r3
 8000e74:	f005 fcc0 	bl	80067f8 <HAL_TIM_PWM_Start>
	int bytes = sizeof(ESC_CONTROLLER)*ESC_COUNT;
 8000e78:	f44f 6314 	mov.w	r3, #2368	; 0x940
 8000e7c:	61bb      	str	r3, [r7, #24]
	ESC_CONTROLLER* ESC_SET = malloc(bytes);
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f007 ffbf 	bl	8008e04 <malloc>
 8000e86:	4603      	mov	r3, r0
 8000e88:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < ESC_COUNT; i++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e8e:	e044      	b.n	8000f1a <ESC_INIT+0x11e>
	{
		ESC_SET->Throttle[i] = 0;
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e94:	2100      	movs	r1, #0
 8000e96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = 0; j < DSHOT_PACKET_SIZE; j++) ESC_SET->ThrottleDshot[i][j] = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
 8000e9e:	e00b      	b.n	8000eb8 <ESC_INIT+0xbc>
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ea4:	0151      	lsls	r1, r2, #5
 8000ea6:	6a3a      	ldr	r2, [r7, #32]
 8000ea8:	440a      	add	r2, r1
 8000eaa:	3204      	adds	r2, #4
 8000eac:	2100      	movs	r1, #0
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000eb2:	6a3b      	ldr	r3, [r7, #32]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	2b1f      	cmp	r3, #31
 8000ebc:	ddf0      	ble.n	8000ea0 <ESC_INIT+0xa4>
		ESC_SET->Channel[i] = 4*i;
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ec8:	3284      	adds	r2, #132	; 0x84
 8000eca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ESC_SET->Timer[i] = pwmTimer;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ed2:	3288      	adds	r2, #136	; 0x88
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ESC_SET->DMA[i] = dmaHandlers[i];
 8000eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	6819      	ldr	r1, [r3, #0]
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ee8:	328c      	adds	r2, #140	; 0x8c
 8000eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 		ESC_SET->CCR[i] = &(pwmTimer->Instance->CCR1) + i;
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	18d1      	adds	r1, r2, r3
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f00:	3290      	adds	r2, #144	; 0x90
 8000f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*ESC_SET->CCR[i] = 0;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f0a:	3290      	adds	r2, #144	; 0x90
 8000f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ESC_COUNT; i++)
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	3301      	adds	r3, #1
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
 8000f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	ddb7      	ble.n	8000e90 <ESC_INIT+0x94>
//		void (*cpltCallback) = &ESC_CPLT_CALLBACK;
//		void (*halfCallback) = &ESC_HALF_CALLBACK;
//		HAL_DMA_RegisterCallback(ESC_SET.DMA[i], HAL_DMA_XFER_CPLT_CB_ID, cpltCallback);
//		HAL_DMA_RegisterCallback(ESC_SET.DMA[i], HAL_DMA_XFER_HALFCPLT_CB_ID, halfCallback);
	}
	for (int i = 0; i < ESC_COUNT; i++)
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
 8000f24:	e01f      	b.n	8000f66 <ESC_INIT+0x16a>
	{
		HAL_TIM_PWM_Start(pwmTimer, ESC_SET->Channel[i]);
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	69fa      	ldr	r2, [r7, #28]
 8000f2a:	3284      	adds	r2, #132	; 0x84
 8000f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f30:	4619      	mov	r1, r3
 8000f32:	68b8      	ldr	r0, [r7, #8]
 8000f34:	f005 fc60 	bl	80067f8 <HAL_TIM_PWM_Start>
		HAL_DMA_Start_IT(ESC_SET->DMA[i], (uint32_t) &ESC_SET->ThrottleDshot[i],
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	69fa      	ldr	r2, [r7, #28]
 8000f3c:	328c      	adds	r2, #140	; 0x8c
 8000f3e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	01db      	lsls	r3, r3, #7
 8000f46:	3310      	adds	r3, #16
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4619      	mov	r1, r3
								(uint32_t) ESC_SET->CCR[i], DSHOT_PACKET_SIZE);
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	69fa      	ldr	r2, [r7, #28]
 8000f52:	3290      	adds	r2, #144	; 0x90
 8000f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		HAL_DMA_Start_IT(ESC_SET->DMA[i], (uint32_t) &ESC_SET->ThrottleDshot[i],
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	f002 faf4 	bl	8003548 <HAL_DMA_Start_IT>
	for (int i = 0; i < ESC_COUNT; i++)
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	3301      	adds	r3, #1
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	2b03      	cmp	r3, #3
 8000f6a:	dddc      	ble.n	8000f26 <ESC_INIT+0x12a>
	}
	return ESC_SET;
 8000f6c:	697b      	ldr	r3, [r7, #20]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3728      	adds	r7, #40	; 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <makeDshotPacketBytes>:

uint16_t makeDshotPacketBytes(uint32_t value, uint8_t telemBit)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b087      	sub	sp, #28
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	70fb      	strb	r3, [r7, #3]
	uint16_t packet = (value << 1) | telemBit;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	817b      	strh	r3, [r7, #10]
	int csum = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
	int csumData = packet;
 8000f96:	897b      	ldrh	r3, [r7, #10]
 8000f98:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e009      	b.n	8000fb4 <makeDshotPacketBytes+0x3e>
	{
		csum ^= csumData; // xor data by nibbles
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	4053      	eors	r3, r2
 8000fa6:	617b      	str	r3, [r7, #20]
		csumData >>= 4;
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	111b      	asrs	r3, r3, #4
 8000fac:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	ddf2      	ble.n	8000fa0 <makeDshotPacketBytes+0x2a>
	}
	csum &= 0xf;
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f003 030f 	and.w	r3, r3, #15
 8000fc0:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000fc2:	897b      	ldrh	r3, [r7, #10]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	817b      	strh	r3, [r7, #10]
	return packet;
 8000fd2:	897b      	ldrh	r3, [r7, #10]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DSHOT_SEND_PACKET>:

void DSHOT_SEND_PACKET(ESC_CONTROLLER* ESC_SET, uint32_t data, uint32_t telemBit, uint32_t motorNum)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b0a6      	sub	sp, #152	; 0x98
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	603b      	str	r3, [r7, #0]
	uint16_t dshotBytes = makeDshotPacketBytes(data, telemBit);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	68b8      	ldr	r0, [r7, #8]
 8000ff6:	f7ff ffbe 	bl	8000f76 <makeDshotPacketBytes>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	// 17th bit is to set CCR to 0 to keep it low between packets
	uint32_t dshotPacket[DSHOT_PACKET_SIZE] = {0};
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	2280      	movs	r2, #128	; 0x80
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f007 ff0e 	bl	8008e2a <memset>
	// Populate checksum bits
	for (int i = 15; i >= 0; i--)
 800100e:	230f      	movs	r3, #15
 8001010:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001014:	e01c      	b.n	8001050 <DSHOT_SEND_PACKET+0x70>
	{
		__DSHOT_CONSUME_BIT(dshotPacket[i], dshotBytes);
 8001016:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <DSHOT_SEND_PACKET+0x48>
 8001022:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8001026:	e001      	b.n	800102c <DSHOT_SEND_PACKET+0x4c>
 8001028:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800102c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8001036:	440b      	add	r3, r1
 8001038:	f843 2c88 	str.w	r2, [r3, #-136]
		dshotBytes >>= 1;
 800103c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	for (int i = 15; i >= 0; i--)
 8001046:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800104a:	3b01      	subs	r3, #1
 800104c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001050:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001054:	2b00      	cmp	r3, #0
 8001056:	dade      	bge.n	8001016 <DSHOT_SEND_PACKET+0x36>
	}
	switch(motorNum) {
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	2b08      	cmp	r3, #8
 800105c:	f200 80a7 	bhi.w	80011ae <DSHOT_SEND_PACKET+0x1ce>
 8001060:	a201      	add	r2, pc, #4	; (adr r2, 8001068 <DSHOT_SEND_PACKET+0x88>)
 8001062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001066:	bf00      	nop
 8001068:	0800108d 	.word	0x0800108d
 800106c:	0800109f 	.word	0x0800109f
 8001070:	080010b1 	.word	0x080010b1
 8001074:	080010c5 	.word	0x080010c5
 8001078:	080010d9 	.word	0x080010d9
 800107c:	080010fd 	.word	0x080010fd
 8001080:	08001121 	.word	0x08001121
 8001084:	08001143 	.word	0x08001143
 8001088:	08001169 	.word	0x08001169
		case (FRONT_LEFT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3310      	adds	r3, #16
 8001090:	f107 0110 	add.w	r1, r7, #16
 8001094:	2280      	movs	r2, #128	; 0x80
 8001096:	4618      	mov	r0, r3
 8001098:	f007 febc 	bl	8008e14 <memcpy>
			break;
 800109c:	e087      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (FRONT_RIGHT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3390      	adds	r3, #144	; 0x90
 80010a2:	f107 0110 	add.w	r1, r7, #16
 80010a6:	2280      	movs	r2, #128	; 0x80
 80010a8:	4618      	mov	r0, r3
 80010aa:	f007 feb3 	bl	8008e14 <memcpy>
			break;
 80010ae:	e07e      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_LEFT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80010b6:	f107 0110 	add.w	r1, r7, #16
 80010ba:	2280      	movs	r2, #128	; 0x80
 80010bc:	4618      	mov	r0, r3
 80010be:	f007 fea9 	bl	8008e14 <memcpy>
			break;
 80010c2:	e074      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_RIGHT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80010ca:	f107 0110 	add.w	r1, r7, #16
 80010ce:	2280      	movs	r2, #128	; 0x80
 80010d0:	4618      	mov	r0, r3
 80010d2:	f007 fe9f 	bl	8008e14 <memcpy>
			break;
 80010d6:	e06a      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (LEFT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	3310      	adds	r3, #16
 80010dc:	f107 0110 	add.w	r1, r7, #16
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	4618      	mov	r0, r3
 80010e4:	f007 fe96 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80010ee:	f107 0110 	add.w	r1, r7, #16
 80010f2:	2280      	movs	r2, #128	; 0x80
 80010f4:	4618      	mov	r0, r3
 80010f6:	f007 fe8d 	bl	8008e14 <memcpy>
			break;
 80010fa:	e058      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (RIGHT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3390      	adds	r3, #144	; 0x90
 8001100:	f107 0110 	add.w	r1, r7, #16
 8001104:	2280      	movs	r2, #128	; 0x80
 8001106:	4618      	mov	r0, r3
 8001108:	f007 fe84 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8001112:	f107 0110 	add.w	r1, r7, #16
 8001116:	2280      	movs	r2, #128	; 0x80
 8001118:	4618      	mov	r0, r3
 800111a:	f007 fe7b 	bl	8008e14 <memcpy>
			break;
 800111e:	e046      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (FRONT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3310      	adds	r3, #16
 8001124:	f107 0110 	add.w	r1, r7, #16
 8001128:	2280      	movs	r2, #128	; 0x80
 800112a:	4618      	mov	r0, r3
 800112c:	f007 fe72 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3390      	adds	r3, #144	; 0x90
 8001134:	f107 0110 	add.w	r1, r7, #16
 8001138:	2280      	movs	r2, #128	; 0x80
 800113a:	4618      	mov	r0, r3
 800113c:	f007 fe6a 	bl	8008e14 <memcpy>
			break;
 8001140:	e035      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001148:	f107 0110 	add.w	r1, r7, #16
 800114c:	2280      	movs	r2, #128	; 0x80
 800114e:	4618      	mov	r0, r3
 8001150:	f007 fe60 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800115a:	f107 0110 	add.w	r1, r7, #16
 800115e:	2280      	movs	r2, #128	; 0x80
 8001160:	4618      	mov	r0, r3
 8001162:	f007 fe57 	bl	8008e14 <memcpy>
			break;
 8001166:	e022      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (ALL_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3310      	adds	r3, #16
 800116c:	f107 0110 	add.w	r1, r7, #16
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	4618      	mov	r0, r3
 8001174:	f007 fe4e 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3390      	adds	r3, #144	; 0x90
 800117c:	f107 0110 	add.w	r1, r7, #16
 8001180:	2280      	movs	r2, #128	; 0x80
 8001182:	4618      	mov	r0, r3
 8001184:	f007 fe46 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800118e:	f107 0110 	add.w	r1, r7, #16
 8001192:	2280      	movs	r2, #128	; 0x80
 8001194:	4618      	mov	r0, r3
 8001196:	f007 fe3d 	bl	8008e14 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80011a0:	f107 0110 	add.w	r1, r7, #16
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fe34 	bl	8008e14 <memcpy>
			break;
 80011ac:	bf00      	nop
	}
}
 80011ae:	bf00      	nop
 80011b0:	3798      	adds	r7, #152	; 0x98
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop

080011b8 <ESC_UPDATE_THROTTLE>:

void ESC_UPDATE_THROTTLE(ESC_CONTROLLER* ESC_SET, uint32_t throttle, uint32_t motorNum)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
	// Throttle cannot exceed 11 bits, so max value is 2047
	if (throttle > DSHOT_MAX_THROTTLE) throttle = DSHOT_MAX_THROTTLE;
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011ca:	d303      	bcc.n	80011d4 <ESC_UPDATE_THROTTLE+0x1c>
 80011cc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	e004      	b.n	80011de <ESC_UPDATE_THROTTLE+0x26>
	else if (throttle < DSHOT_MIN_THROTTLE) throttle = DSHOT_MIN_THROTTLE;
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	2b1f      	cmp	r3, #31
 80011d8:	d801      	bhi.n	80011de <ESC_UPDATE_THROTTLE+0x26>
 80011da:	2320      	movs	r3, #32
 80011dc:	60bb      	str	r3, [r7, #8]
	DSHOT_SEND_PACKET(ESC_SET, throttle, 0, motorNum);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f7ff fefb 	bl	8000fe0 <DSHOT_SEND_PACKET>
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <ESC_SEND_CMD>:

void ESC_SEND_CMD(ESC_CONTROLLER* ESC_SET, uint32_t cmd, uint32_t motorNum)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
	// Need to set telemetry bit to 1 if either of these commands are sent
	if (cmd == 	DSHOT_CMD_SPIN_DIRECTION_NORMAL || DSHOT_CMD_SPIN_DIRECTION_REVERSED ||
				DSHOT_CMD_3D_MODE_ON || DSHOT_CMD_3D_MODE_OFF ||
				DSHOT_CMD_SPIN_DIRECTION_1 || DSHOT_CMD_SPIN_DIRECTION_2)
	{
		for (int i = 0; i < 10; i++) DSHOT_SEND_PACKET(ESC_SET, cmd, 1, motorNum);
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	e008      	b.n	8001216 <ESC_SEND_CMD+0x24>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2201      	movs	r2, #1
 8001208:	68b9      	ldr	r1, [r7, #8]
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff fee8 	bl	8000fe0 <DSHOT_SEND_PACKET>
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	2b09      	cmp	r3, #9
 800121a:	ddf3      	ble.n	8001204 <ESC_SEND_CMD+0x12>
	}
	else
	{
		DSHOT_SEND_PACKET(ESC_SET, cmd, 0, motorNum);
	}
	for (int i = 0; i < 10; i++) DSHOT_SEND_PACKET(ESC_SET, DSHOT_CMD_SAVE_SETTINGS, 1, motorNum);
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	e008      	b.n	8001234 <ESC_SEND_CMD+0x42>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2201      	movs	r2, #1
 8001226:	210c      	movs	r1, #12
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff fed9 	bl	8000fe0 <DSHOT_SEND_PACKET>
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	3301      	adds	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	2b09      	cmp	r3, #9
 8001238:	ddf3      	ble.n	8001222 <ESC_SEND_CMD+0x30>
}
 800123a:	bf00      	nop
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <RX_INIT>:
#define RX_OFFSET 			998
#define RX_SWITCH_OFFSET	550


RX_CONTROLLER* RX_INIT(TIM_HandleTypeDef* timerSticks, TIM_HandleTypeDef* timerSwitches)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b084      	sub	sp, #16
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	6039      	str	r1, [r7, #0]
	RX_CONTROLLER* newRX = malloc(sizeof(RX_CONTROLLER));
 800124c:	2024      	movs	r0, #36	; 0x24
 800124e:	f007 fdd9 	bl	8008e04 <malloc>
 8001252:	4603      	mov	r3, r0
 8001254:	60fb      	str	r3, [r7, #12]
	newRX->throttle = 0;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
	newRX->pitch = 0;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2200      	movs	r2, #0
 8001260:	605a      	str	r2, [r3, #4]
	newRX->roll = 0;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
	newRX->yaw = 0;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
	newRX->switchA = 0;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
	newRX->switchB = 0;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
	newRX->timerSticks = timerSticks;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	619a      	str	r2, [r3, #24]
	newRX->timerSwitches = timerSwitches;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	61da      	str	r2, [r3, #28]
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_1);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	2100      	movs	r1, #0
 800128c:	4618      	mov	r0, r3
 800128e:	f005 fb2d 	bl	80068ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_2);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	2104      	movs	r1, #4
 8001298:	4618      	mov	r0, r3
 800129a:	f005 fb27 	bl	80068ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_3);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	2108      	movs	r1, #8
 80012a4:	4618      	mov	r0, r3
 80012a6:	f005 fb21 	bl	80068ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_4);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	210c      	movs	r1, #12
 80012b0:	4618      	mov	r0, r3
 80012b2:	f005 fb1b 	bl	80068ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSwitches, TIM_CHANNEL_1);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f005 fb15 	bl	80068ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSwitches, TIM_CHANNEL_4);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	210c      	movs	r1, #12
 80012c8:	4618      	mov	r0, r3
 80012ca:	f005 fb0f 	bl	80068ec <HAL_TIM_IC_Start_IT>
	return newRX;
 80012ce:	68fb      	ldr	r3, [r7, #12]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <RX_UPDATE>:

void RX_UPDATE(RX_CONTROLLER* thisRX)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b089      	sub	sp, #36	; 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	// Calculate RX throttle value
	uint32_t curThrottle = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_1);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f005 ff02 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 80012ec:	61f8      	str	r0, [r7, #28]
	if (curThrottle > RX_OFFSET - 1) curThrottle = (curThrottle - RX_OFFSET) * RX_EXPONENT;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f240 32e5 	movw	r2, #997	; 0x3e5
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d912      	bls.n	800131e <RX_UPDATE+0x46>
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f928 	bl	8000554 <__aeabi_ui2d>
 8001304:	a350      	add	r3, pc, #320	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	f7ff f99d 	bl	8000648 <__aeabi_dmul>
 800130e:	4603      	mov	r3, r0
 8001310:	460c      	mov	r4, r1
 8001312:	4618      	mov	r0, r3
 8001314:	4621      	mov	r1, r4
 8001316:	f7ff fbd1 	bl	8000abc <__aeabi_d2uiz>
 800131a:	4603      	mov	r3, r0
 800131c:	61fb      	str	r3, [r7, #28]
	thisRX->throttle = curThrottle;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	601a      	str	r2, [r3, #0]
	// Calculate RX pitch value
	int32_t curPitch = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_2);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	2104      	movs	r1, #4
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fee0 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 8001330:	4603      	mov	r3, r0
 8001332:	61bb      	str	r3, [r7, #24]
	if (curPitch > RX_OFFSET - 1) curPitch = (curPitch - RX_OFFSET) * RX_EXPONENT;
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	f240 32e5 	movw	r2, #997	; 0x3e5
 800133a:	4293      	cmp	r3, r2
 800133c:	dd12      	ble.n	8001364 <RX_UPDATE+0x8c>
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f915 	bl	8000574 <__aeabi_i2d>
 800134a:	a33f      	add	r3, pc, #252	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f97a 	bl	8000648 <__aeabi_dmul>
 8001354:	4603      	mov	r3, r0
 8001356:	460c      	mov	r4, r1
 8001358:	4618      	mov	r0, r3
 800135a:	4621      	mov	r1, r4
 800135c:	f7ff fb86 	bl	8000a6c <__aeabi_d2iz>
 8001360:	4603      	mov	r3, r0
 8001362:	61bb      	str	r3, [r7, #24]
	thisRX->pitch = curPitch;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	605a      	str	r2, [r3, #4]
	// Calculate RX roll value
	uint32_t curRoll = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_3);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	2108      	movs	r1, #8
 8001370:	4618      	mov	r0, r3
 8001372:	f005 febd 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 8001376:	6178      	str	r0, [r7, #20]
	if (curRoll > RX_OFFSET - 1) curRoll = (curRoll - RX_OFFSET) * RX_EXPONENT;
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	f240 32e5 	movw	r2, #997	; 0x3e5
 800137e:	4293      	cmp	r3, r2
 8001380:	d912      	bls.n	80013a8 <RX_UPDATE+0xd0>
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8e3 	bl	8000554 <__aeabi_ui2d>
 800138e:	a32e      	add	r3, pc, #184	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 8001390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001394:	f7ff f958 	bl	8000648 <__aeabi_dmul>
 8001398:	4603      	mov	r3, r0
 800139a:	460c      	mov	r4, r1
 800139c:	4618      	mov	r0, r3
 800139e:	4621      	mov	r1, r4
 80013a0:	f7ff fb8c 	bl	8000abc <__aeabi_d2uiz>
 80013a4:	4603      	mov	r3, r0
 80013a6:	617b      	str	r3, [r7, #20]
	thisRX->roll = curRoll;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	609a      	str	r2, [r3, #8]
	// Calculate RX yaw value
	uint32_t curYaw = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_4);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	210c      	movs	r1, #12
 80013b4:	4618      	mov	r0, r3
 80013b6:	f005 fe9b 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 80013ba:	6138      	str	r0, [r7, #16]
	if (curYaw > RX_OFFSET - 1) curYaw = (curYaw - RX_OFFSET) * RX_EXPONENT;
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f240 32e5 	movw	r2, #997	; 0x3e5
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d912      	bls.n	80013ec <RX_UPDATE+0x114>
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f8c1 	bl	8000554 <__aeabi_ui2d>
 80013d2:	a31d      	add	r3, pc, #116	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	f7ff f936 	bl	8000648 <__aeabi_dmul>
 80013dc:	4603      	mov	r3, r0
 80013de:	460c      	mov	r4, r1
 80013e0:	4618      	mov	r0, r3
 80013e2:	4621      	mov	r1, r4
 80013e4:	f7ff fb6a 	bl	8000abc <__aeabi_d2uiz>
 80013e8:	4603      	mov	r3, r0
 80013ea:	613b      	str	r3, [r7, #16]
	thisRX->yaw = curYaw;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	60da      	str	r2, [r3, #12]
	// Calculate Switch A state
	uint32_t curSwitchA = HAL_TIM_ReadCapturedValue(thisRX->timerSwitches, TIM_CHANNEL_1);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f005 fe79 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 80013fe:	60f8      	str	r0, [r7, #12]
	if (curSwitchA < RX_SWITCH_OFFSET) thisRX->switchA = 0;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f240 2225 	movw	r2, #549	; 0x225
 8001406:	4293      	cmp	r3, r2
 8001408:	d803      	bhi.n	8001412 <RX_UPDATE+0x13a>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	e002      	b.n	8001418 <RX_UPDATE+0x140>
	else thisRX->switchA = 1;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2201      	movs	r2, #1
 8001416:	611a      	str	r2, [r3, #16]
	// Calculate Switch B state
	uint32_t curSwitchB = HAL_TIM_ReadCapturedValue(thisRX->timerSwitches, TIM_CHANNEL_4);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	210c      	movs	r1, #12
 800141e:	4618      	mov	r0, r3
 8001420:	f005 fe66 	bl	80070f0 <HAL_TIM_ReadCapturedValue>
 8001424:	60b8      	str	r0, [r7, #8]
	if (curSwitchB < RX_SWITCH_OFFSET) thisRX->switchB = 0;
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	f240 2225 	movw	r2, #549	; 0x225
 800142c:	4293      	cmp	r3, r2
 800142e:	d803      	bhi.n	8001438 <RX_UPDATE+0x160>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
	else thisRX->switchB = 1;
}
 8001436:	e002      	b.n	800143e <RX_UPDATE+0x166>
	else thisRX->switchB = 1;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2201      	movs	r2, #1
 800143c:	615a      	str	r2, [r3, #20]
}
 800143e:	bf00      	nop
 8001440:	3724      	adds	r7, #36	; 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd90      	pop	{r4, r7, pc}
 8001446:	bf00      	nop
 8001448:	f5c28f5c 	.word	0xf5c28f5c
 800144c:	40005c28 	.word	0x40005c28

08001450 <RX_DISCONNECTED>:

void RX_DISCONNECTED(RX_CONTROLLER* thisRX)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	thisRX->throttle = 0;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
	thisRX->pitch = 0;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
	thisRX->roll = 0;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
	thisRX->yaw = 0;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	60da      	str	r2, [r3, #12]
	thisRX->switchA = 0;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
	thisRX->switchB = 0;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <XLG_INIT>:
  * @param writeSize	write here
  * @retval void
  */

void XLG_INIT(I2C_HandleTypeDef* i2c)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	uint8_t writeThis = 0b10000000;
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	73fb      	strb	r3, [r7, #15]
	XLG_WRITE(i2c, CTRL1_XL, &writeThis, 1);
 8001494:	f107 020f 	add.w	r2, r7, #15
 8001498:	2301      	movs	r3, #1
 800149a:	2110      	movs	r1, #16
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 f80d 	bl	80014bc <XLG_WRITE>
	writeThis = 0b10001100;
 80014a2:	238c      	movs	r3, #140	; 0x8c
 80014a4:	73fb      	strb	r3, [r7, #15]
	XLG_WRITE(i2c, CTRL2_G, &writeThis, 1);
 80014a6:	f107 020f 	add.w	r2, r7, #15
 80014aa:	2301      	movs	r3, #1
 80014ac:	2111      	movs	r1, #17
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f804 	bl	80014bc <XLG_WRITE>
}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <XLG_WRITE>:

void XLG_WRITE(I2C_HandleTypeDef* i2c, uint8_t addr, uint8_t* writeByte, uint32_t writeSize)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af02      	add	r7, sp, #8
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	460b      	mov	r3, r1
 80014ca:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Mem_Write_DMA(i2c, XLG_I2C_ADDR, addr, XLG_REG_SIZE, writeByte, writeSize);
 80014cc:	7afb      	ldrb	r3, [r7, #11]
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	9301      	str	r3, [sp, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2301      	movs	r3, #1
 80014dc:	21d4      	movs	r1, #212	; 0xd4
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f002 fd6c 	bl	8003fbc <HAL_I2C_Mem_Write_DMA>
	while(i2c->hdmatx->State != HAL_DMA_STATE_READY);
 80014e4:	bf00      	nop
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d1f8      	bne.n	80014e6 <XLG_WRITE+0x2a>
	i2c->State = HAL_I2C_STATE_READY;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2220      	movs	r2, #32
 80014f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80014fc:	bf00      	nop
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Interrupt Routine for command line settings
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	cmd = escCMD - '0';
 800150c:	4b0f      	ldr	r3, [pc, #60]	; (800154c <HAL_UART_RxCpltCallback+0x48>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	3b30      	subs	r3, #48	; 0x30
 8001512:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <HAL_UART_RxCpltCallback+0x4c>)
 8001514:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(&huart3, &escCMD, 1);
 8001516:	2201      	movs	r2, #1
 8001518:	490c      	ldr	r1, [pc, #48]	; (800154c <HAL_UART_RxCpltCallback+0x48>)
 800151a:	480e      	ldr	r0, [pc, #56]	; (8001554 <HAL_UART_RxCpltCallback+0x50>)
 800151c:	f006 fcfe 	bl	8007f1c <HAL_UART_Receive_IT>
	sprintf((char*)sendMsg, "\r\nSending command %c\r\n", escCMD);
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <HAL_UART_RxCpltCallback+0x48>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	461a      	mov	r2, r3
 8001526:	490c      	ldr	r1, [pc, #48]	; (8001558 <HAL_UART_RxCpltCallback+0x54>)
 8001528:	480c      	ldr	r0, [pc, #48]	; (800155c <HAL_UART_RxCpltCallback+0x58>)
 800152a:	f007 fd3f 	bl	8008fac <siprintf>
	HAL_UART_Transmit_IT(&huart3, sendMsg, strlen((char*)sendMsg));
 800152e:	480b      	ldr	r0, [pc, #44]	; (800155c <HAL_UART_RxCpltCallback+0x58>)
 8001530:	f7fe fe76 	bl	8000220 <strlen>
 8001534:	4603      	mov	r3, r0
 8001536:	b29b      	uxth	r3, r3
 8001538:	461a      	mov	r2, r3
 800153a:	4908      	ldr	r1, [pc, #32]	; (800155c <HAL_UART_RxCpltCallback+0x58>)
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <HAL_UART_RxCpltCallback+0x50>)
 800153e:	f006 fc91 	bl	8007e64 <HAL_UART_Transmit_IT>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000290 	.word	0x20000290
 8001550:	20000090 	.word	0x20000090
 8001554:	20000148 	.word	0x20000148
 8001558:	0800964c 	.word	0x0800964c
 800155c:	20000360 	.word	0x20000360

08001560 <HAL_TIM_IC_CaptureCallback>:

// Interrupt routine for RX
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	remoteConnected = true;
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <HAL_TIM_IC_CaptureCallback+0x28>)
 800156a:	2201      	movs	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
	watchdogRemote = 0;
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <HAL_TIM_IC_CaptureCallback+0x2c>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
	RX_UPDATE(myRX);
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <HAL_TIM_IC_CaptureCallback+0x30>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fead 	bl	80012d8 <RX_UPDATE>
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000094 	.word	0x20000094
 800158c:	20000098 	.word	0x20000098
 8001590:	20000314 	.word	0x20000314

08001594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800159a:	f001 fb30 	bl	8002bfe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800159e:	f000 f90b 	bl	80017b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a2:	f000 fd15 	bl	8001fd0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015a6:	f000 fccd 	bl	8001f44 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80015aa:	f000 fc93 	bl	8001ed4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 80015ae:	f000 fcc1 	bl	8001f34 <MX_USB_OTG_FS_USB_Init>
  MX_TIM4_Init();
 80015b2:	f000 fbc5 	bl	8001d40 <MX_TIM4_Init>
  MX_ADC1_Init();
 80015b6:	f000 f997 	bl	80018e8 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015ba:	f000 f9e7 	bl	800198c <MX_I2C1_Init>
  MX_TIM3_Init();
 80015be:	f000 fb43 	bl	8001c48 <MX_TIM3_Init>
  MX_TIM2_Init();
 80015c2:	f000 fac3 	bl	8001b4c <MX_TIM2_Init>
  MX_TIM1_Init();
 80015c6:	f000 fa21 	bl	8001a0c <MX_TIM1_Init>
  MX_TIM5_Init();
 80015ca:	f000 fc29 	bl	8001e20 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	escDMASet[0] = &hdma_tim4_ch1; 		// DMA1: Stream 0 (S0)
 80015ce:	4b66      	ldr	r3, [pc, #408]	; (8001768 <main+0x1d4>)
 80015d0:	4a66      	ldr	r2, [pc, #408]	; (800176c <main+0x1d8>)
 80015d2:	601a      	str	r2, [r3, #0]
	escDMASet[1] = &hdma_tim4_ch2; 		// DMA1: Stream 3 (S3)
 80015d4:	4b64      	ldr	r3, [pc, #400]	; (8001768 <main+0x1d4>)
 80015d6:	4a66      	ldr	r2, [pc, #408]	; (8001770 <main+0x1dc>)
 80015d8:	605a      	str	r2, [r3, #4]
	escDMASet[2] = &hdma_tim4_ch3; 		// DMA1: Stream 7 (S7)
 80015da:	4b63      	ldr	r3, [pc, #396]	; (8001768 <main+0x1d4>)
 80015dc:	4a65      	ldr	r2, [pc, #404]	; (8001774 <main+0x1e0>)
 80015de:	609a      	str	r2, [r3, #8]
	escDMASet[3] = &hdma_tim5_ch2; 		// DMA1: Stream 4 (S4)
 80015e0:	4b61      	ldr	r3, [pc, #388]	; (8001768 <main+0x1d4>)
 80015e2:	4a65      	ldr	r2, [pc, #404]	; (8001778 <main+0x1e4>)
 80015e4:	60da      	str	r2, [r3, #12]
	dmaPwmTimers[0] = &htim4;
 80015e6:	4b65      	ldr	r3, [pc, #404]	; (800177c <main+0x1e8>)
 80015e8:	4a65      	ldr	r2, [pc, #404]	; (8001780 <main+0x1ec>)
 80015ea:	601a      	str	r2, [r3, #0]
	dmaPwmTimers[1] = &htim5;
 80015ec:	4b63      	ldr	r3, [pc, #396]	; (800177c <main+0x1e8>)
 80015ee:	4a65      	ldr	r2, [pc, #404]	; (8001784 <main+0x1f0>)
 80015f0:	605a      	str	r2, [r3, #4]
	myESCSet = ESC_INIT(dmaPwmTimers, &htim3, escDMASet);
 80015f2:	4a5d      	ldr	r2, [pc, #372]	; (8001768 <main+0x1d4>)
 80015f4:	4964      	ldr	r1, [pc, #400]	; (8001788 <main+0x1f4>)
 80015f6:	4861      	ldr	r0, [pc, #388]	; (800177c <main+0x1e8>)
 80015f8:	f7ff fc00 	bl	8000dfc <ESC_INIT>
 80015fc:	4602      	mov	r2, r0
 80015fe:	4b63      	ldr	r3, [pc, #396]	; (800178c <main+0x1f8>)
 8001600:	601a      	str	r2, [r3, #0]
	myRX = RX_INIT(&htim1, &htim2);
 8001602:	4963      	ldr	r1, [pc, #396]	; (8001790 <main+0x1fc>)
 8001604:	4863      	ldr	r0, [pc, #396]	; (8001794 <main+0x200>)
 8001606:	f7ff fe1c 	bl	8001242 <RX_INIT>
 800160a:	4602      	mov	r2, r0
 800160c:	4b62      	ldr	r3, [pc, #392]	; (8001798 <main+0x204>)
 800160e:	601a      	str	r2, [r3, #0]
	XLG_INIT(&hi2c1);
 8001610:	4862      	ldr	r0, [pc, #392]	; (800179c <main+0x208>)
 8001612:	f7ff ff39 	bl	8001488 <XLG_INIT>

	const int patternSize = 26;
 8001616:	231a      	movs	r3, #26
 8001618:	60fb      	str	r3, [r7, #12]
	uint32_t pattern[patternSize];
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	3b01      	subs	r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	f04f 0400 	mov.w	r4, #0
 8001630:	0154      	lsls	r4, r2, #5
 8001632:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001636:	014b      	lsls	r3, r1, #5
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4619      	mov	r1, r3
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	f04f 0400 	mov.w	r4, #0
 8001648:	0154      	lsls	r4, r2, #5
 800164a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800164e:	014b      	lsls	r3, r1, #5
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	3303      	adds	r3, #3
 8001656:	3307      	adds	r3, #7
 8001658:	08db      	lsrs	r3, r3, #3
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	ebad 0d03 	sub.w	sp, sp, r3
 8001660:	466b      	mov	r3, sp
 8001662:	3303      	adds	r3, #3
 8001664:	089b      	lsrs	r3, r3, #2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	607b      	str	r3, [r7, #4]
	pattern[0] = DSHOT_CMD_MOTOR_STOP;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
	pattern[1] = DSHOT_CMD_LED0_ON;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2216      	movs	r2, #22
 8001674:	605a      	str	r2, [r3, #4]
	pattern[2] = DSHOT_CMD_LED0_OFF;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	221a      	movs	r2, #26
 800167a:	609a      	str	r2, [r3, #8]
	pattern[3] = DSHOT_CMD_LED1_ON;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2217      	movs	r2, #23
 8001680:	60da      	str	r2, [r3, #12]
	pattern[4] = DSHOT_CMD_LED1_OFF;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	221b      	movs	r2, #27
 8001686:	611a      	str	r2, [r3, #16]
	pattern[5] = DSHOT_CMD_LED2_ON;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2218      	movs	r2, #24
 800168c:	615a      	str	r2, [r3, #20]
	pattern[6] = DSHOT_CMD_LED2_OFF;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	221c      	movs	r2, #28
 8001692:	619a      	str	r2, [r3, #24]
	pattern[7] = DSHOT_CMD_SPIN_DIRECTION_NORMAL;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2214      	movs	r2, #20
 8001698:	61da      	str	r2, [r3, #28]
	pattern[8] = DSHOT_CMD_SPIN_DIRECTION_REVERSED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2215      	movs	r2, #21
 800169e:	621a      	str	r2, [r3, #32]
	pattern[9] = DSHOT_CMD_BEACON1;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_UART_Receive_IT(&huart3, &escCMD, 1);
 80016a6:	2201      	movs	r2, #1
 80016a8:	493d      	ldr	r1, [pc, #244]	; (80017a0 <main+0x20c>)
 80016aa:	483e      	ldr	r0, [pc, #248]	; (80017a4 <main+0x210>)
 80016ac:	f006 fc36 	bl	8007f1c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  watchdogRemote = HAL_GetTick();
 80016b0:	f001 faf6 	bl	8002ca0 <HAL_GetTick>
 80016b4:	4603      	mov	r3, r0
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b3b      	ldr	r3, [pc, #236]	; (80017a8 <main+0x214>)
 80016ba:	601a      	str	r2, [r3, #0]
	  if (watchdogRemote > 20000)
 80016bc:	4b3a      	ldr	r3, [pc, #232]	; (80017a8 <main+0x214>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80016c4:	4293      	cmp	r3, r2
 80016c6:	dd03      	ble.n	80016d0 <main+0x13c>
	  {
		  remoteConnected = false;
 80016c8:	4b38      	ldr	r3, [pc, #224]	; (80017ac <main+0x218>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
 80016ce:	e002      	b.n	80016d6 <main+0x142>
	  }
	  else
	  {
		  remoteConnected = true;
 80016d0:	4b36      	ldr	r3, [pc, #216]	; (80017ac <main+0x218>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]
	  }
	  if (remoteConnected)
 80016d6:	4b35      	ldr	r3, [pc, #212]	; (80017ac <main+0x218>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d02e      	beq.n	800173c <main+0x1a8>
	  {
		  if (!myRX->switchA)
 80016de:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <main+0x204>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10e      	bne.n	8001706 <main+0x172>
		  {
			  ESC_SEND_CMD(myESCSet, pattern[cmd], ALL_MOTORS);
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <main+0x1f8>)
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <main+0x21c>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f6:	2208      	movs	r2, #8
 80016f8:	4619      	mov	r1, r3
 80016fa:	f7ff fd7a 	bl	80011f2 <ESC_SEND_CMD>
			  throttleHighFlag = 0;
 80016fe:	4b2d      	ldr	r3, [pc, #180]	; (80017b4 <main+0x220>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e7d4      	b.n	80016b0 <main+0x11c>
		  }
		  else if ((myRX->switchA && (myRX->throttle < 50)) || throttleHighFlag)
 8001706:	4b24      	ldr	r3, [pc, #144]	; (8001798 <main+0x204>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d004      	beq.n	800171a <main+0x186>
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <main+0x204>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b31      	cmp	r3, #49	; 0x31
 8001718:	d903      	bls.n	8001722 <main+0x18e>
 800171a:	4b26      	ldr	r3, [pc, #152]	; (80017b4 <main+0x220>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0c6      	beq.n	80016b0 <main+0x11c>
		  {
			  ESC_UPDATE_THROTTLE(myESCSet, myRX->throttle, ALL_MOTORS);
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <main+0x1f8>)
 8001724:	6818      	ldr	r0, [r3, #0]
 8001726:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <main+0x204>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2208      	movs	r2, #8
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff fd42 	bl	80011b8 <ESC_UPDATE_THROTTLE>
			  throttleHighFlag = 1;
 8001734:	4b1f      	ldr	r3, [pc, #124]	; (80017b4 <main+0x220>)
 8001736:	2201      	movs	r2, #1
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	e7b9      	b.n	80016b0 <main+0x11c>
		  }
	  }
	  else if (!remoteConnected)
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <main+0x218>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	f083 0301 	eor.w	r3, r3, #1
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0b2      	beq.n	80016b0 <main+0x11c>
	  {
		  RX_DISCONNECTED(myRX);
 800174a:	4b13      	ldr	r3, [pc, #76]	; (8001798 <main+0x204>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fe7e 	bl	8001450 <RX_DISCONNECTED>
		  ESC_UPDATE_THROTTLE(myESCSet, myRX->throttle, ALL_MOTORS);
 8001754:	4b0d      	ldr	r3, [pc, #52]	; (800178c <main+0x1f8>)
 8001756:	6818      	ldr	r0, [r3, #0]
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <main+0x204>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2208      	movs	r2, #8
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff fd29 	bl	80011b8 <ESC_UPDATE_THROTTLE>
	  watchdogRemote = HAL_GetTick();
 8001766:	e7a3      	b.n	80016b0 <main+0x11c>
 8001768:	200001c8 	.word	0x200001c8
 800176c:	20000538 	.word	0x20000538
 8001770:	200000a8 	.word	0x200000a8
 8001774:	200003f8 	.word	0x200003f8
 8001778:	20000398 	.word	0x20000398
 800177c:	20000284 	.word	0x20000284
 8001780:	20000108 	.word	0x20000108
 8001784:	20000294 	.word	0x20000294
 8001788:	200002d4 	.word	0x200002d4
 800178c:	2000028c 	.word	0x2000028c
 8001790:	200004f8 	.word	0x200004f8
 8001794:	20000458 	.word	0x20000458
 8001798:	20000314 	.word	0x20000314
 800179c:	20000238 	.word	0x20000238
 80017a0:	20000290 	.word	0x20000290
 80017a4:	20000148 	.word	0x20000148
 80017a8:	20000098 	.word	0x20000098
 80017ac:	20000094 	.word	0x20000094
 80017b0:	20000090 	.word	0x20000090
 80017b4:	20000000 	.word	0x20000000

080017b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b0b4      	sub	sp, #208	; 0xd0
 80017bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017be:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017c2:	2230      	movs	r2, #48	; 0x30
 80017c4:	2100      	movs	r1, #0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f007 fb2f 	bl	8008e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017cc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2280      	movs	r2, #128	; 0x80
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f007 fb20 	bl	8008e2a <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80017ea:	f003 ff3f 	bl	800566c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	4b3b      	ldr	r3, [pc, #236]	; (80018dc <SystemClock_Config+0x124>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	4a3a      	ldr	r2, [pc, #232]	; (80018dc <SystemClock_Config+0x124>)
 80017f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f8:	6413      	str	r3, [r2, #64]	; 0x40
 80017fa:	4b38      	ldr	r3, [pc, #224]	; (80018dc <SystemClock_Config+0x124>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001806:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <SystemClock_Config+0x128>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a35      	ldr	r2, [pc, #212]	; (80018e0 <SystemClock_Config+0x128>)
 800180c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <SystemClock_Config+0x128>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800181e:	2301      	movs	r3, #1
 8001820:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001824:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001828:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182c:	2302      	movs	r3, #2
 800182e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001832:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001836:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 800183a:	2308      	movs	r3, #8
 800183c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001840:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001844:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001848:	2302      	movs	r3, #2
 800184a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800184e:	2309      	movs	r3, #9
 8001850:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001854:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001858:	4618      	mov	r0, r3
 800185a:	f003 ff67 	bl	800572c <HAL_RCC_OscConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001864:	f000 fcae 	bl	80021c4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001868:	f003 ff10 	bl	800568c <HAL_PWREx_EnableOverDrive>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001872:	f000 fca7 	bl	80021c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001876:	230f      	movs	r3, #15
 8001878:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800187c:	2302      	movs	r3, #2
 800187e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001888:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800188c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001890:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001894:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001898:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800189c:	2107      	movs	r1, #7
 800189e:	4618      	mov	r0, r3
 80018a0:	f004 f9e8 	bl	8005c74 <HAL_RCC_ClockConfig>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80018aa:	f000 fc8b 	bl	80021c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <SystemClock_Config+0x12c>)
 80018b0:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	66bb      	str	r3, [r7, #104]	; 0x68
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	4618      	mov	r0, r3
 80018c6:	f004 fbcd 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 80018d0:	f000 fc78 	bl	80021c4 <Error_Handler>
  }
}
 80018d4:	bf00      	nop
 80018d6:	37d0      	adds	r7, #208	; 0xd0
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40007000 	.word	0x40007000
 80018e4:	00204100 	.word	0x00204100

080018e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ee:	463b      	mov	r3, r7
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018fa:	4b21      	ldr	r3, [pc, #132]	; (8001980 <MX_ADC1_Init+0x98>)
 80018fc:	4a21      	ldr	r2, [pc, #132]	; (8001984 <MX_ADC1_Init+0x9c>)
 80018fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001900:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <MX_ADC1_Init+0x98>)
 8001902:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001906:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001908:	4b1d      	ldr	r3, [pc, #116]	; (8001980 <MX_ADC1_Init+0x98>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800190e:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <MX_ADC1_Init+0x98>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001914:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <MX_ADC1_Init+0x98>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800191a:	4b19      	ldr	r3, [pc, #100]	; (8001980 <MX_ADC1_Init+0x98>)
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <MX_ADC1_Init+0x98>)
 8001924:	2200      	movs	r2, #0
 8001926:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001928:	4b15      	ldr	r3, [pc, #84]	; (8001980 <MX_ADC1_Init+0x98>)
 800192a:	4a17      	ldr	r2, [pc, #92]	; (8001988 <MX_ADC1_Init+0xa0>)
 800192c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_ADC1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <MX_ADC1_Init+0x98>)
 8001936:	2201      	movs	r2, #1
 8001938:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800193a:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_ADC1_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <MX_ADC1_Init+0x98>)
 8001944:	2201      	movs	r2, #1
 8001946:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001948:	480d      	ldr	r0, [pc, #52]	; (8001980 <MX_ADC1_Init+0x98>)
 800194a:	f001 f9b5 	bl	8002cb8 <HAL_ADC_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001954:	f000 fc36 	bl	80021c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001958:	2309      	movs	r3, #9
 800195a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800195c:	2301      	movs	r3, #1
 800195e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001964:	463b      	mov	r3, r7
 8001966:	4619      	mov	r1, r3
 8001968:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_ADC1_Init+0x98>)
 800196a:	f001 f9e9 	bl	8002d40 <HAL_ADC_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001974:	f000 fc26 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000318 	.word	0x20000318
 8001984:	40012000 	.word	0x40012000
 8001988:	0f000001 	.word	0x0f000001

0800198c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001990:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <MX_I2C1_Init+0x74>)
 8001992:	4a1c      	ldr	r2, [pc, #112]	; (8001a04 <MX_I2C1_Init+0x78>)
 8001994:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001996:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <MX_I2C1_Init+0x74>)
 8001998:	4a1b      	ldr	r2, [pc, #108]	; (8001a08 <MX_I2C1_Init+0x7c>)
 800199a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 212;
 800199c:	4b18      	ldr	r3, [pc, #96]	; (8001a00 <MX_I2C1_Init+0x74>)
 800199e:	22d4      	movs	r2, #212	; 0xd4
 80019a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a2:	4b17      	ldr	r3, [pc, #92]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a8:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019ae:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019b4:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ba:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019bc:	2200      	movs	r2, #0
 80019be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019c0:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c6:	480e      	ldr	r0, [pc, #56]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019c8:	f002 fa68 	bl	8003e9c <HAL_I2C_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019d2:	f000 fbf7 	bl	80021c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019d6:	2100      	movs	r1, #0
 80019d8:	4809      	ldr	r0, [pc, #36]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019da:	f003 fdb0 	bl	800553e <HAL_I2CEx_ConfigAnalogFilter>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019e4:	f000 fbee 	bl	80021c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019e8:	2100      	movs	r1, #0
 80019ea:	4805      	ldr	r0, [pc, #20]	; (8001a00 <MX_I2C1_Init+0x74>)
 80019ec:	f003 fdf2 	bl	80055d4 <HAL_I2CEx_ConfigDigitalFilter>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019f6:	f000 fbe5 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000238 	.word	0x20000238
 8001a04:	40005400 	.word	0x40005400
 8001a08:	20404768 	.word	0x20404768

08001a0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08c      	sub	sp, #48	; 0x30
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
 8001a20:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a2e:	463b      	mov	r3, r7
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a3a:	4b42      	ldr	r3, [pc, #264]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a3c:	4a42      	ldr	r2, [pc, #264]	; (8001b48 <MX_TIM1_Init+0x13c>)
 8001a3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 8001a40:	4b40      	ldr	r3, [pc, #256]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a42:	22d7      	movs	r2, #215	; 0xd7
 8001a44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a46:	4b3f      	ldr	r3, [pc, #252]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001a4c:	4b3d      	ldr	r3, [pc, #244]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a4e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a54:	4b3b      	ldr	r3, [pc, #236]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a5a:	4b3a      	ldr	r3, [pc, #232]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a60:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a66:	4837      	ldr	r0, [pc, #220]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a68:	f004 fe44 	bl	80066f4 <HAL_TIM_Base_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001a72:	f000 fba7 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a76:	4833      	ldr	r0, [pc, #204]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001a78:	f004 ff02 	bl	8006880 <HAL_TIM_IC_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a82:	f000 fb9f 	bl	80021c4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001a86:	2304      	movs	r3, #4
 8001a88:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8001a8a:	2370      	movs	r3, #112	; 0x70
 8001a8c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4828      	ldr	r0, [pc, #160]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001aa2:	f005 fae3 	bl	800706c <HAL_TIM_SlaveConfigSynchro>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001aac:	f000 fb8a 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001abc:	f107 0310 	add.w	r3, r7, #16
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4820      	ldr	r0, [pc, #128]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001ac4:	f006 f8d4 	bl	8007c70 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001ace:	f000 fb79 	bl	80021c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4816      	ldr	r0, [pc, #88]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001aea:	f005 f90b 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001af4:	f000 fb66 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001af8:	463b      	mov	r3, r7
 8001afa:	2204      	movs	r2, #4
 8001afc:	4619      	mov	r1, r3
 8001afe:	4811      	ldr	r0, [pc, #68]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001b00:	f005 f900 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8001b0a:	f000 fb5b 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b0e:	463b      	mov	r3, r7
 8001b10:	2208      	movs	r2, #8
 8001b12:	4619      	mov	r1, r3
 8001b14:	480b      	ldr	r0, [pc, #44]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001b16:	f005 f8f5 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001b20:	f000 fb50 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001b24:	463b      	mov	r3, r7
 8001b26:	220c      	movs	r2, #12
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4806      	ldr	r0, [pc, #24]	; (8001b44 <MX_TIM1_Init+0x138>)
 8001b2c:	f005 f8ea 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001b36:	f000 fb45 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b3a:	bf00      	nop
 8001b3c:	3730      	adds	r7, #48	; 0x30
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000458 	.word	0x20000458
 8001b48:	40010000 	.word	0x40010000

08001b4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	; 0x30
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b52:	f107 031c 	add.w	r3, r7, #28
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
 8001b60:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b6e:	463b      	mov	r3, r7
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b7a:	4b32      	ldr	r3, [pc, #200]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 8001b82:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b84:	22d7      	movs	r2, #215	; 0xd7
 8001b86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b88:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001b8e:	4b2d      	ldr	r3, [pc, #180]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b90:	f242 720f 	movw	r2, #9999	; 0x270f
 8001b94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b96:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b9c:	4b29      	ldr	r3, [pc, #164]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001b9e:	2280      	movs	r2, #128	; 0x80
 8001ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ba2:	4828      	ldr	r0, [pc, #160]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001ba4:	f004 fda6 	bl	80066f4 <HAL_TIM_Base_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001bae:	f000 fb09 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001bb2:	4824      	ldr	r0, [pc, #144]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001bb4:	f004 fe64 	bl	8006880 <HAL_TIM_IC_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001bbe:	f000 fb01 	bl	80021c4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	481c      	ldr	r0, [pc, #112]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001bd2:	f005 fa4b 	bl	800706c <HAL_TIM_SlaveConfigSynchro>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001bdc:	f000 faf2 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be0:	2300      	movs	r3, #0
 8001be2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	4619      	mov	r1, r3
 8001bee:	4815      	ldr	r0, [pc, #84]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001bf0:	f006 f83e 	bl	8007c70 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001bfa:	f000 fae3 	bl	80021c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c02:	2301      	movs	r3, #1
 8001c04:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c0e:	463b      	mov	r3, r7
 8001c10:	2200      	movs	r2, #0
 8001c12:	4619      	mov	r1, r3
 8001c14:	480b      	ldr	r0, [pc, #44]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001c16:	f005 f875 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001c20:	f000 fad0 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001c24:	463b      	mov	r3, r7
 8001c26:	220c      	movs	r2, #12
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4806      	ldr	r0, [pc, #24]	; (8001c44 <MX_TIM2_Init+0xf8>)
 8001c2c:	f005 f86a 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001c36:	f000 fac5 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c3a:	bf00      	nop
 8001c3c:	3730      	adds	r7, #48	; 0x30
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200004f8 	.word	0x200004f8

08001c48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
 8001c68:	615a      	str	r2, [r3, #20]
 8001c6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c6c:	4b32      	ldr	r3, [pc, #200]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c6e:	4a33      	ldr	r2, [pc, #204]	; (8001d3c <MX_TIM3_Init+0xf4>)
 8001c70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c72:	4b31      	ldr	r3, [pc, #196]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c78:	4b2f      	ldr	r3, [pc, #188]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 359;
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c80:	f240 1267 	movw	r2, #359	; 0x167
 8001c84:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c86:	4b2c      	ldr	r3, [pc, #176]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c8e:	2280      	movs	r2, #128	; 0x80
 8001c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c92:	4829      	ldr	r0, [pc, #164]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001c94:	f004 fd84 	bl	80067a0 <HAL_TIM_PWM_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001c9e:	f000 fa91 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001caa:	f107 031c 	add.w	r3, r7, #28
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4821      	ldr	r0, [pc, #132]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001cb2:	f005 ffdd 	bl	8007c70 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001cbc:	f000 fa82 	bl	80021c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cc0:	2360      	movs	r3, #96	; 0x60
 8001cc2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4818      	ldr	r0, [pc, #96]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001cd8:	f005 f8b0 	bl	8006e3c <HAL_TIM_PWM_ConfigChannel>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001ce2:	f000 fa6f 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	2204      	movs	r2, #4
 8001cea:	4619      	mov	r1, r3
 8001cec:	4812      	ldr	r0, [pc, #72]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001cee:	f005 f8a5 	bl	8006e3c <HAL_TIM_PWM_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001cf8:	f000 fa64 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	2208      	movs	r2, #8
 8001d00:	4619      	mov	r1, r3
 8001d02:	480d      	ldr	r0, [pc, #52]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001d04:	f005 f89a 	bl	8006e3c <HAL_TIM_PWM_ConfigChannel>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001d0e:	f000 fa59 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d12:	463b      	mov	r3, r7
 8001d14:	220c      	movs	r2, #12
 8001d16:	4619      	mov	r1, r3
 8001d18:	4807      	ldr	r0, [pc, #28]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001d1a:	f005 f88f 	bl	8006e3c <HAL_TIM_PWM_ConfigChannel>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001d24:	f000 fa4e 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d28:	4803      	ldr	r0, [pc, #12]	; (8001d38 <MX_TIM3_Init+0xf0>)
 8001d2a:	f000 fd55 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	; 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200002d4 	.word	0x200002d4
 8001d3c:	40000400 	.word	0x40000400

08001d40 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d52:	463b      	mov	r3, r7
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
 8001d60:	615a      	str	r2, [r3, #20]
 8001d62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d64:	4b2c      	ldr	r3, [pc, #176]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d66:	4a2d      	ldr	r2, [pc, #180]	; (8001e1c <MX_TIM4_Init+0xdc>)
 8001d68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d6a:	4b2b      	ldr	r3, [pc, #172]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d70:	4b29      	ldr	r3, [pc, #164]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 359;
 8001d76:	4b28      	ldr	r3, [pc, #160]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d78:	f240 1267 	movw	r2, #359	; 0x167
 8001d7c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7e:	4b26      	ldr	r3, [pc, #152]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d84:	4b24      	ldr	r3, [pc, #144]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d86:	2280      	movs	r2, #128	; 0x80
 8001d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001d8a:	4823      	ldr	r0, [pc, #140]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001d8c:	f004 fcdd 	bl	800674a <HAL_TIM_OC_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001d96:	f000 fa15 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001da2:	f107 031c 	add.w	r3, r7, #28
 8001da6:	4619      	mov	r1, r3
 8001da8:	481b      	ldr	r0, [pc, #108]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001daa:	f005 ff61 	bl	8007c70 <HAL_TIMEx_MasterConfigSynchronization>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001db4:	f000 fa06 	bl	80021c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001db8:	2310      	movs	r3, #16
 8001dba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4812      	ldr	r0, [pc, #72]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001dd0:	f004 ff1a 	bl	8006c08 <HAL_TIM_OC_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001dda:	f000 f9f3 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dde:	463b      	mov	r3, r7
 8001de0:	2204      	movs	r2, #4
 8001de2:	4619      	mov	r1, r3
 8001de4:	480c      	ldr	r0, [pc, #48]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001de6:	f004 ff0f 	bl	8006c08 <HAL_TIM_OC_ConfigChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001df0:	f000 f9e8 	bl	80021c4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001df4:	463b      	mov	r3, r7
 8001df6:	2208      	movs	r2, #8
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4807      	ldr	r0, [pc, #28]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001dfc:	f004 ff04 	bl	8006c08 <HAL_TIM_OC_ConfigChannel>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8001e06:	f000 f9dd 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e0a:	4803      	ldr	r0, [pc, #12]	; (8001e18 <MX_TIM4_Init+0xd8>)
 8001e0c:	f000 fce4 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	; 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000108 	.word	0x20000108
 8001e1c:	40000800 	.word	0x40000800

08001e20 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e26:	f107 031c 	add.w	r3, r7, #28
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e32:	463b      	mov	r3, r7
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
 8001e40:	615a      	str	r2, [r3, #20]
 8001e42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e44:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e46:	4a22      	ldr	r2, [pc, #136]	; (8001ed0 <MX_TIM5_Init+0xb0>)
 8001e48:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e50:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 359;
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e58:	f240 1267 	movw	r2, #359	; 0x167
 8001e5c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e66:	2280      	movs	r2, #128	; 0x80
 8001e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001e6a:	4818      	ldr	r0, [pc, #96]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e6c:	f004 fc6d 	bl	800674a <HAL_TIM_OC_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001e76:	f000 f9a5 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4810      	ldr	r0, [pc, #64]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001e8a:	f005 fef1 	bl	8007c70 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001e94:	f000 f996 	bl	80021c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001e98:	2310      	movs	r3, #16
 8001e9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	2204      	movs	r2, #4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4807      	ldr	r0, [pc, #28]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001eb0:	f004 feaa 	bl	8006c08 <HAL_TIM_OC_ConfigChannel>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001eba:	f000 f983 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001ebe:	4803      	ldr	r0, [pc, #12]	; (8001ecc <MX_TIM5_Init+0xac>)
 8001ec0:	f000 fc8a 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001ec4:	bf00      	nop
 8001ec6:	3728      	adds	r7, #40	; 0x28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000294 	.word	0x20000294
 8001ed0:	40000c00 	.word	0x40000c00

08001ed4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ed8:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001eda:	4a15      	ldr	r2, [pc, #84]	; (8001f30 <MX_USART3_UART_Init+0x5c>)
 8001edc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ede:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001ee0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ee4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001eec:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001efa:	220c      	movs	r2, #12
 8001efc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efe:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f04:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f0a:	4b08      	ldr	r3, [pc, #32]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f10:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f16:	4805      	ldr	r0, [pc, #20]	; (8001f2c <MX_USART3_UART_Init+0x58>)
 8001f18:	f005 ff56 	bl	8007dc8 <HAL_UART_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001f22:	f000 f94f 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000148 	.word	0x20000148
 8001f30:	40004800 	.word	0x40004800

08001f34 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f4a:	4b20      	ldr	r3, [pc, #128]	; (8001fcc <MX_DMA_Init+0x88>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a1f      	ldr	r2, [pc, #124]	; (8001fcc <MX_DMA_Init+0x88>)
 8001f50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <MX_DMA_Init+0x88>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2100      	movs	r1, #0
 8001f66:	200b      	movs	r0, #11
 8001f68:	f001 fa09 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001f6c:	200b      	movs	r0, #11
 8001f6e:	f001 fa22 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	200e      	movs	r0, #14
 8001f78:	f001 fa01 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001f7c:	200e      	movs	r0, #14
 8001f7e:	f001 fa1a 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	200f      	movs	r0, #15
 8001f88:	f001 f9f9 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f8c:	200f      	movs	r0, #15
 8001f8e:	f001 fa12 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	2010      	movs	r0, #16
 8001f98:	f001 f9f1 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f9c:	2010      	movs	r0, #16
 8001f9e:	f001 fa0a 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2011      	movs	r0, #17
 8001fa8:	f001 f9e9 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001fac:	2011      	movs	r0, #17
 8001fae:	f001 fa02 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	202f      	movs	r0, #47	; 0x2f
 8001fb8:	f001 f9e1 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001fbc:	202f      	movs	r0, #47	; 0x2f
 8001fbe:	f001 f9fa 	bl	80033b6 <HAL_NVIC_EnableIRQ>

}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	; 0x38
 8001fd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe6:	4b70      	ldr	r3, [pc, #448]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a6f      	ldr	r2, [pc, #444]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8001fec:	f043 0304 	orr.w	r3, r3, #4
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b6d      	ldr	r3, [pc, #436]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	623b      	str	r3, [r7, #32]
 8001ffc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ffe:	4b6a      	ldr	r3, [pc, #424]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a69      	ldr	r2, [pc, #420]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b67      	ldr	r3, [pc, #412]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002012:	61fb      	str	r3, [r7, #28]
 8002014:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002016:	4b64      	ldr	r3, [pc, #400]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a63      	ldr	r2, [pc, #396]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b61      	ldr	r3, [pc, #388]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	61bb      	str	r3, [r7, #24]
 800202c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	4b5e      	ldr	r3, [pc, #376]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a5d      	ldr	r2, [pc, #372]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b5b      	ldr	r3, [pc, #364]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002046:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a57      	ldr	r2, [pc, #348]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800204c:	f043 0320 	orr.w	r3, r3, #32
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b55      	ldr	r3, [pc, #340]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f003 0320 	and.w	r3, r3, #32
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800205e:	4b52      	ldr	r3, [pc, #328]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	4a51      	ldr	r2, [pc, #324]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002064:	f043 0310 	orr.w	r3, r3, #16
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4b4f      	ldr	r3, [pc, #316]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002076:	4b4c      	ldr	r3, [pc, #304]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a4b      	ldr	r2, [pc, #300]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800207c:	f043 0308 	orr.w	r3, r3, #8
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b49      	ldr	r3, [pc, #292]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800208e:	4b46      	ldr	r3, [pc, #280]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a45      	ldr	r2, [pc, #276]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 8002094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b43      	ldr	r3, [pc, #268]	; (80021a8 <MX_GPIO_Init+0x1d8>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80020a6:	2200      	movs	r2, #0
 80020a8:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80020ac:	483f      	ldr	r0, [pc, #252]	; (80021ac <MX_GPIO_Init+0x1dc>)
 80020ae:	f001 fedb 	bl	8003e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 80020b2:	2200      	movs	r2, #0
 80020b4:	2140      	movs	r1, #64	; 0x40
 80020b6:	483e      	ldr	r0, [pc, #248]	; (80021b0 <MX_GPIO_Init+0x1e0>)
 80020b8:	f001 fed6 	bl	8003e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80020bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020c2:	4b3c      	ldr	r3, [pc, #240]	; (80021b4 <MX_GPIO_Init+0x1e4>)
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80020ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ce:	4619      	mov	r1, r3
 80020d0:	4839      	ldr	r0, [pc, #228]	; (80021b8 <MX_GPIO_Init+0x1e8>)
 80020d2:	f001 fd2f 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80020d6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	4834      	ldr	r0, [pc, #208]	; (80021bc <MX_GPIO_Init+0x1ec>)
 80020ec:	f001 fd22 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80020f0:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f6:	2301      	movs	r3, #1
 80020f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fe:	2300      	movs	r3, #0
 8002100:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002102:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002106:	4619      	mov	r1, r3
 8002108:	4828      	ldr	r0, [pc, #160]	; (80021ac <MX_GPIO_Init+0x1dc>)
 800210a:	f001 fd13 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800210e:	2304      	movs	r3, #4
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002112:	2302      	movs	r3, #2
 8002114:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211a:	2303      	movs	r3, #3
 800211c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800211e:	230c      	movs	r3, #12
 8002120:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002122:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002126:	4619      	mov	r1, r3
 8002128:	4821      	ldr	r0, [pc, #132]	; (80021b0 <MX_GPIO_Init+0x1e0>)
 800212a:	f001 fd03 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800212e:	2340      	movs	r3, #64	; 0x40
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002132:	2301      	movs	r3, #1
 8002134:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2300      	movs	r3, #0
 800213c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800213e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002142:	4619      	mov	r1, r3
 8002144:	481a      	ldr	r0, [pc, #104]	; (80021b0 <MX_GPIO_Init+0x1e0>)
 8002146:	f001 fcf5 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214e:	2300      	movs	r3, #0
 8002150:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800215a:	4619      	mov	r1, r3
 800215c:	4814      	ldr	r0, [pc, #80]	; (80021b0 <MX_GPIO_Init+0x1e0>)
 800215e:	f001 fce9 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin PA10 USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|GPIO_PIN_10|USB_DM_Pin|USB_DP_Pin;
 8002162:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002166:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002170:	2303      	movs	r3, #3
 8002172:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002174:	230a      	movs	r3, #10
 8002176:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800217c:	4619      	mov	r1, r3
 800217e:	4810      	ldr	r0, [pc, #64]	; (80021c0 <MX_GPIO_Init+0x1f0>)
 8002180:	f001 fcd8 	bl	8003b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800218a:	2300      	movs	r3, #0
 800218c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002196:	4619      	mov	r1, r3
 8002198:	4809      	ldr	r0, [pc, #36]	; (80021c0 <MX_GPIO_Init+0x1f0>)
 800219a:	f001 fccb 	bl	8003b34 <HAL_GPIO_Init>

}
 800219e:	bf00      	nop
 80021a0:	3738      	adds	r7, #56	; 0x38
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40020400 	.word	0x40020400
 80021b0:	40021800 	.word	0x40021800
 80021b4:	10110000 	.word	0x10110000
 80021b8:	40020800 	.word	0x40020800
 80021bc:	40021400 	.word	0x40021400
 80021c0:	40020000 	.word	0x40020000

080021c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <HAL_MspInit+0x44>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a0e      	ldr	r2, [pc, #56]	; (8002218 <HAL_MspInit+0x44>)
 80021e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_MspInit+0x44>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <HAL_MspInit+0x44>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f6:	4a08      	ldr	r2, [pc, #32]	; (8002218 <HAL_MspInit+0x44>)
 80021f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021fc:	6453      	str	r3, [r2, #68]	; 0x44
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_MspInit+0x44>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800220a:	bf00      	nop
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800

0800221c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	; 0x28
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a15      	ldr	r2, [pc, #84]	; (8002290 <HAL_ADC_MspInit+0x74>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d123      	bne.n	8002286 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800223e:	4b15      	ldr	r3, [pc, #84]	; (8002294 <HAL_ADC_MspInit+0x78>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	4a14      	ldr	r2, [pc, #80]	; (8002294 <HAL_ADC_MspInit+0x78>)
 8002244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002248:	6453      	str	r3, [r2, #68]	; 0x44
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <HAL_ADC_MspInit+0x78>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002256:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_ADC_MspInit+0x78>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a0e      	ldr	r2, [pc, #56]	; (8002294 <HAL_ADC_MspInit+0x78>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <HAL_ADC_MspInit+0x78>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_THROTTLE_CONTROL_Pin;
 800226e:	2302      	movs	r3, #2
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002272:	2303      	movs	r3, #3
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_THROTTLE_CONTROL_GPIO_Port, &GPIO_InitStruct);
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4619      	mov	r1, r3
 8002280:	4805      	ldr	r0, [pc, #20]	; (8002298 <HAL_ADC_MspInit+0x7c>)
 8002282:	f001 fc57 	bl	8003b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002286:	bf00      	nop
 8002288:	3728      	adds	r7, #40	; 0x28
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40012000 	.word	0x40012000
 8002294:	40023800 	.word	0x40023800
 8002298:	40020400 	.word	0x40020400

0800229c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a57      	ldr	r2, [pc, #348]	; (8002418 <HAL_I2C_MspInit+0x17c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	f040 80a7 	bne.w	800240e <HAL_I2C_MspInit+0x172>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c0:	4b56      	ldr	r3, [pc, #344]	; (800241c <HAL_I2C_MspInit+0x180>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	4a55      	ldr	r2, [pc, #340]	; (800241c <HAL_I2C_MspInit+0x180>)
 80022c6:	f043 0302 	orr.w	r3, r3, #2
 80022ca:	6313      	str	r3, [r2, #48]	; 0x30
 80022cc:	4b53      	ldr	r3, [pc, #332]	; (800241c <HAL_I2C_MspInit+0x180>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022de:	2312      	movs	r3, #18
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e2:	2301      	movs	r3, #1
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e6:	2303      	movs	r3, #3
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ea:	2304      	movs	r3, #4
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	4619      	mov	r1, r3
 80022f4:	484a      	ldr	r0, [pc, #296]	; (8002420 <HAL_I2C_MspInit+0x184>)
 80022f6:	f001 fc1d 	bl	8003b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022fa:	4b48      	ldr	r3, [pc, #288]	; (800241c <HAL_I2C_MspInit+0x180>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	4a47      	ldr	r2, [pc, #284]	; (800241c <HAL_I2C_MspInit+0x180>)
 8002300:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002304:	6413      	str	r3, [r2, #64]	; 0x40
 8002306:	4b45      	ldr	r3, [pc, #276]	; (800241c <HAL_I2C_MspInit+0x180>)
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream5;
 8002312:	4b44      	ldr	r3, [pc, #272]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002314:	4a44      	ldr	r2, [pc, #272]	; (8002428 <HAL_I2C_MspInit+0x18c>)
 8002316:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002318:	4b42      	ldr	r3, [pc, #264]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800231a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800231e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002320:	4b40      	ldr	r3, [pc, #256]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002322:	2200      	movs	r2, #0
 8002324:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002326:	4b3f      	ldr	r3, [pc, #252]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002328:	2200      	movs	r2, #0
 800232a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800232c:	4b3d      	ldr	r3, [pc, #244]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800232e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002332:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002334:	4b3b      	ldr	r3, [pc, #236]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002336:	2200      	movs	r2, #0
 8002338:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800233a:	4b3a      	ldr	r3, [pc, #232]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800233c:	2200      	movs	r2, #0
 800233e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002340:	4b38      	ldr	r3, [pc, #224]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002342:	2200      	movs	r2, #0
 8002344:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002346:	4b37      	ldr	r3, [pc, #220]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002348:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800234c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800234e:	4b35      	ldr	r3, [pc, #212]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002350:	2204      	movs	r2, #4
 8002352:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002354:	4b33      	ldr	r3, [pc, #204]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002356:	2203      	movs	r2, #3
 8002358:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_INC4;
 800235a:	4b32      	ldr	r3, [pc, #200]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800235c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002360:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002362:	4b30      	ldr	r3, [pc, #192]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002364:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002368:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800236a:	482e      	ldr	r0, [pc, #184]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800236c:	f001 f83e 	bl	80033ec <HAL_DMA_Init>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_I2C_MspInit+0xde>
    {
      Error_Handler();
 8002376:	f7ff ff25 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a29      	ldr	r2, [pc, #164]	; (8002424 <HAL_I2C_MspInit+0x188>)
 800237e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002380:	4a28      	ldr	r2, [pc, #160]	; (8002424 <HAL_I2C_MspInit+0x188>)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002386:	4b29      	ldr	r3, [pc, #164]	; (800242c <HAL_I2C_MspInit+0x190>)
 8002388:	4a29      	ldr	r2, [pc, #164]	; (8002430 <HAL_I2C_MspInit+0x194>)
 800238a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800238c:	4b27      	ldr	r3, [pc, #156]	; (800242c <HAL_I2C_MspInit+0x190>)
 800238e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002392:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002394:	4b25      	ldr	r3, [pc, #148]	; (800242c <HAL_I2C_MspInit+0x190>)
 8002396:	2240      	movs	r2, #64	; 0x40
 8002398:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800239a:	4b24      	ldr	r3, [pc, #144]	; (800242c <HAL_I2C_MspInit+0x190>)
 800239c:	2200      	movs	r2, #0
 800239e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023a0:	4b22      	ldr	r3, [pc, #136]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023a6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023a8:	4b20      	ldr	r3, [pc, #128]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023ae:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023b0:	4b1e      	ldr	r3, [pc, #120]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023b6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80023b8:	4b1c      	ldr	r3, [pc, #112]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80023be:	4b1b      	ldr	r3, [pc, #108]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023c4:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80023c6:	4b19      	ldr	r3, [pc, #100]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023c8:	2204      	movs	r2, #4
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80023cc:	4b17      	ldr	r3, [pc, #92]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023ce:	2203      	movs	r2, #3
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c1_tx.Init.MemBurst = DMA_MBURST_INC4;
 80023d2:	4b16      	ldr	r3, [pc, #88]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023d4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80023d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80023da:	4b14      	ldr	r3, [pc, #80]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80023e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80023e2:	4812      	ldr	r0, [pc, #72]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023e4:	f001 f802 	bl	80033ec <HAL_DMA_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_I2C_MspInit+0x156>
    {
      Error_Handler();
 80023ee:	f7ff fee9 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023f6:	639a      	str	r2, [r3, #56]	; 0x38
 80023f8:	4a0c      	ldr	r2, [pc, #48]	; (800242c <HAL_I2C_MspInit+0x190>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	201f      	movs	r0, #31
 8002404:	f000 ffbb 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002408:	201f      	movs	r0, #31
 800240a:	f000 ffd4 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800240e:	bf00      	nop
 8002410:	3728      	adds	r7, #40	; 0x28
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40005400 	.word	0x40005400
 800241c:	40023800 	.word	0x40023800
 8002420:	40020400 	.word	0x40020400
 8002424:	20000498 	.word	0x20000498
 8002428:	40026088 	.word	0x40026088
 800242c:	200001d8 	.word	0x200001d8
 8002430:	400260a0 	.word	0x400260a0

08002434 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08c      	sub	sp, #48	; 0x30
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 031c 	add.w	r3, r7, #28
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a36      	ldr	r2, [pc, #216]	; (800252c <HAL_TIM_Base_MspInit+0xf8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d131      	bne.n	80024ba <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002456:	4b36      	ldr	r3, [pc, #216]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	4a35      	ldr	r2, [pc, #212]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6453      	str	r3, [r2, #68]	; 0x44
 8002462:	4b33      	ldr	r3, [pc, #204]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	61bb      	str	r3, [r7, #24]
 800246c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800246e:	4b30      	ldr	r3, [pc, #192]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a2f      	ldr	r2, [pc, #188]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 8002474:	f043 0310 	orr.w	r3, r3, #16
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b2d      	ldr	r3, [pc, #180]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0310 	and.w	r3, r3, #16
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	697b      	ldr	r3, [r7, #20]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13
 8002486:	f44f 43d5 	mov.w	r3, #27264	; 0x6a80
 800248a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002498:	2301      	movs	r3, #1
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800249c:	f107 031c 	add.w	r3, r7, #28
 80024a0:	4619      	mov	r1, r3
 80024a2:	4824      	ldr	r0, [pc, #144]	; (8002534 <HAL_TIM_Base_MspInit+0x100>)
 80024a4:	f001 fb46 	bl	8003b34 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2100      	movs	r1, #0
 80024ac:	201b      	movs	r0, #27
 80024ae:	f000 ff66 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80024b2:	201b      	movs	r0, #27
 80024b4:	f000 ff7f 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024b8:	e034      	b.n	8002524 <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c2:	d12f      	bne.n	8002524 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024c4:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	4a19      	ldr	r2, [pc, #100]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6413      	str	r3, [r2, #64]	; 0x40
 80024d0:	4b17      	ldr	r3, [pc, #92]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024dc:	4b14      	ldr	r3, [pc, #80]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e0:	4a13      	ldr	r2, [pc, #76]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6313      	str	r3, [r2, #48]	; 0x30
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_TIM_Base_MspInit+0xfc>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80024f4:	2309      	movs	r3, #9
 80024f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	2302      	movs	r3, #2
 80024fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002504:	2301      	movs	r3, #1
 8002506:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	f107 031c 	add.w	r3, r7, #28
 800250c:	4619      	mov	r1, r3
 800250e:	480a      	ldr	r0, [pc, #40]	; (8002538 <HAL_TIM_Base_MspInit+0x104>)
 8002510:	f001 fb10 	bl	8003b34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002514:	2200      	movs	r2, #0
 8002516:	2100      	movs	r1, #0
 8002518:	201c      	movs	r0, #28
 800251a:	f000 ff30 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800251e:	201c      	movs	r0, #28
 8002520:	f000 ff49 	bl	80033b6 <HAL_NVIC_EnableIRQ>
}
 8002524:	bf00      	nop
 8002526:	3730      	adds	r7, #48	; 0x30
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40010000 	.word	0x40010000
 8002530:	40023800 	.word	0x40023800
 8002534:	40021000 	.word	0x40021000
 8002538:	40020000 	.word	0x40020000

0800253c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <HAL_TIM_PWM_MspInit+0x38>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d10b      	bne.n	8002566 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <HAL_TIM_PWM_MspInit+0x3c>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a09      	ldr	r2, [pc, #36]	; (8002578 <HAL_TIM_PWM_MspInit+0x3c>)
 8002554:	f043 0302 	orr.w	r3, r3, #2
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b07      	ldr	r3, [pc, #28]	; (8002578 <HAL_TIM_PWM_MspInit+0x3c>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40000400 	.word	0x40000400
 8002578:	40023800 	.word	0x40023800

0800257c <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a88      	ldr	r2, [pc, #544]	; (80027ac <HAL_TIM_OC_MspInit+0x230>)
 800258a:	4293      	cmp	r3, r2
 800258c:	f040 80be 	bne.w	800270c <HAL_TIM_OC_MspInit+0x190>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002590:	4b87      	ldr	r3, [pc, #540]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a86      	ldr	r2, [pc, #536]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 8002596:	f043 0304 	orr.w	r3, r3, #4
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b84      	ldr	r3, [pc, #528]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 80025a8:	4b82      	ldr	r3, [pc, #520]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025aa:	4a83      	ldr	r2, [pc, #524]	; (80027b8 <HAL_TIM_OC_MspInit+0x23c>)
 80025ac:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 80025ae:	4b81      	ldr	r3, [pc, #516]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80025b4:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025b6:	4b7f      	ldr	r3, [pc, #508]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025b8:	2240      	movs	r2, #64	; 0x40
 80025ba:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025bc:	4b7d      	ldr	r3, [pc, #500]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80025c2:	4b7c      	ldr	r3, [pc, #496]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025ca:	4b7a      	ldr	r3, [pc, #488]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025d0:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025d2:	4b78      	ldr	r3, [pc, #480]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025d8:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_CIRCULAR;
 80025da:	4b76      	ldr	r3, [pc, #472]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025e0:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80025e2:	4b74      	ldr	r3, [pc, #464]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80025e8:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80025ea:	4b72      	ldr	r3, [pc, #456]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025ec:	2204      	movs	r2, #4
 80025ee:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80025f0:	4b70      	ldr	r3, [pc, #448]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025f2:	2203      	movs	r2, #3
 80025f4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 80025f6:	4b6f      	ldr	r3, [pc, #444]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80025fc:	4b6d      	ldr	r3, [pc, #436]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 80025fe:	2200      	movs	r2, #0
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002602:	486c      	ldr	r0, [pc, #432]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 8002604:	f000 fef2 	bl	80033ec <HAL_DMA_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <HAL_TIM_OC_MspInit+0x96>
    {
      Error_Handler();
 800260e:	f7ff fdd9 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a67      	ldr	r2, [pc, #412]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 8002616:	625a      	str	r2, [r3, #36]	; 0x24
 8002618:	4a66      	ldr	r2, [pc, #408]	; (80027b4 <HAL_TIM_OC_MspInit+0x238>)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 800261e:	4b67      	ldr	r3, [pc, #412]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002620:	4a67      	ldr	r2, [pc, #412]	; (80027c0 <HAL_TIM_OC_MspInit+0x244>)
 8002622:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 8002624:	4b65      	ldr	r3, [pc, #404]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002626:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800262a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800262c:	4b63      	ldr	r3, [pc, #396]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800262e:	2240      	movs	r2, #64	; 0x40
 8002630:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002632:	4b62      	ldr	r3, [pc, #392]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002634:	2200      	movs	r2, #0
 8002636:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002638:	4b60      	ldr	r3, [pc, #384]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800263a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800263e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002640:	4b5e      	ldr	r3, [pc, #376]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002642:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002646:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002648:	4b5c      	ldr	r3, [pc, #368]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800264a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800264e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 8002650:	4b5a      	ldr	r3, [pc, #360]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002652:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002656:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002658:	4b58      	ldr	r3, [pc, #352]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800265a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800265e:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002660:	4b56      	ldr	r3, [pc, #344]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002662:	2204      	movs	r2, #4
 8002664:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002666:	4b55      	ldr	r3, [pc, #340]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002668:	2203      	movs	r2, #3
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 800266c:	4b53      	ldr	r3, [pc, #332]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800266e:	2200      	movs	r2, #0
 8002670:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002672:	4b52      	ldr	r3, [pc, #328]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002674:	2200      	movs	r2, #0
 8002676:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8002678:	4850      	ldr	r0, [pc, #320]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800267a:	f000 feb7 	bl	80033ec <HAL_DMA_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_TIM_OC_MspInit+0x10c>
    {
      Error_Handler();
 8002684:	f7ff fd9e 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a4c      	ldr	r2, [pc, #304]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 800268c:	629a      	str	r2, [r3, #40]	; 0x28
 800268e:	4a4b      	ldr	r2, [pc, #300]	; (80027bc <HAL_TIM_OC_MspInit+0x240>)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8002694:	4b4b      	ldr	r3, [pc, #300]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 8002696:	4a4c      	ldr	r2, [pc, #304]	; (80027c8 <HAL_TIM_OC_MspInit+0x24c>)
 8002698:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 800269a:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 800269c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80026a0:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026a2:	4b48      	ldr	r3, [pc, #288]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026a4:	2240      	movs	r2, #64	; 0x40
 80026a6:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a8:	4b46      	ldr	r3, [pc, #280]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80026ae:	4b45      	ldr	r3, [pc, #276]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b4:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026b6:	4b43      	ldr	r3, [pc, #268]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026bc:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026be:	4b41      	ldr	r3, [pc, #260]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026c4:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 80026c6:	4b3f      	ldr	r3, [pc, #252]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026cc:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80026ce:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026d0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80026d4:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026d6:	4b3b      	ldr	r3, [pc, #236]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026d8:	2204      	movs	r2, #4
 80026da:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80026dc:	4b39      	ldr	r3, [pc, #228]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026de:	2203      	movs	r2, #3
 80026e0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 80026e2:	4b38      	ldr	r3, [pc, #224]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80026e8:	4b36      	ldr	r3, [pc, #216]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80026ee:	4835      	ldr	r0, [pc, #212]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 80026f0:	f000 fe7c 	bl	80033ec <HAL_DMA_Init>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_TIM_OC_MspInit+0x182>
    {
      Error_Handler();
 80026fa:	f7ff fd63 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a30      	ldr	r2, [pc, #192]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 8002702:	62da      	str	r2, [r3, #44]	; 0x2c
 8002704:	4a2f      	ldr	r2, [pc, #188]	; (80027c4 <HAL_TIM_OC_MspInit+0x248>)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800270a:	e04b      	b.n	80027a4 <HAL_TIM_OC_MspInit+0x228>
  else if(htim_oc->Instance==TIM5)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a2e      	ldr	r2, [pc, #184]	; (80027cc <HAL_TIM_OC_MspInit+0x250>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d146      	bne.n	80027a4 <HAL_TIM_OC_MspInit+0x228>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002716:	4b26      	ldr	r3, [pc, #152]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	4a25      	ldr	r2, [pc, #148]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 800271c:	f043 0308 	orr.w	r3, r3, #8
 8002720:	6413      	str	r3, [r2, #64]	; 0x40
 8002722:	4b23      	ldr	r3, [pc, #140]	; (80027b0 <HAL_TIM_OC_MspInit+0x234>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800272e:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002730:	4a28      	ldr	r2, [pc, #160]	; (80027d4 <HAL_TIM_OC_MspInit+0x258>)
 8002732:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8002734:	4b26      	ldr	r3, [pc, #152]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002736:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800273a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800273c:	4b24      	ldr	r3, [pc, #144]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800273e:	2240      	movs	r2, #64	; 0x40
 8002740:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002742:	4b23      	ldr	r3, [pc, #140]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002744:	2200      	movs	r2, #0
 8002746:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002748:	4b21      	ldr	r3, [pc, #132]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800274a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800274e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002750:	4b1f      	ldr	r3, [pc, #124]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002752:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002756:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002758:	4b1d      	ldr	r3, [pc, #116]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800275a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800275e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 8002760:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002762:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002766:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002768:	4b19      	ldr	r3, [pc, #100]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800276a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800276e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002770:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002772:	2204      	movs	r2, #4
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002776:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002778:	2203      	movs	r2, #3
 800277a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 800277c:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800277e:	2200      	movs	r2, #0
 8002780:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002782:	4b13      	ldr	r3, [pc, #76]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 8002784:	2200      	movs	r2, #0
 8002786:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8002788:	4811      	ldr	r0, [pc, #68]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800278a:	f000 fe2f 	bl	80033ec <HAL_DMA_Init>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_TIM_OC_MspInit+0x21c>
      Error_Handler();
 8002794:	f7ff fd16 	bl	80021c4 <Error_Handler>
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a0d      	ldr	r2, [pc, #52]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 800279c:	629a      	str	r2, [r3, #40]	; 0x28
 800279e:	4a0c      	ldr	r2, [pc, #48]	; (80027d0 <HAL_TIM_OC_MspInit+0x254>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40000800 	.word	0x40000800
 80027b0:	40023800 	.word	0x40023800
 80027b4:	20000538 	.word	0x20000538
 80027b8:	40026010 	.word	0x40026010
 80027bc:	200000a8 	.word	0x200000a8
 80027c0:	40026058 	.word	0x40026058
 80027c4:	200003f8 	.word	0x200003f8
 80027c8:	400260b8 	.word	0x400260b8
 80027cc:	40000c00 	.word	0x40000c00
 80027d0:	20000398 	.word	0x20000398
 80027d4:	40026070 	.word	0x40026070

080027d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08c      	sub	sp, #48	; 0x30
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a50      	ldr	r2, [pc, #320]	; (8002938 <HAL_TIM_MspPostInit+0x160>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d155      	bne.n	80028a6 <HAL_TIM_MspPostInit+0xce>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	4b50      	ldr	r3, [pc, #320]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	4a4f      	ldr	r2, [pc, #316]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002800:	f043 0301 	orr.w	r3, r3, #1
 8002804:	6313      	str	r3, [r2, #48]	; 0x30
 8002806:	4b4d      	ldr	r3, [pc, #308]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	61bb      	str	r3, [r7, #24]
 8002810:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	4b4a      	ldr	r3, [pc, #296]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	4a49      	ldr	r2, [pc, #292]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002818:	f043 0302 	orr.w	r3, r3, #2
 800281c:	6313      	str	r3, [r2, #48]	; 0x30
 800281e:	4b47      	ldr	r3, [pc, #284]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800282a:	4b44      	ldr	r3, [pc, #272]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a43      	ldr	r2, [pc, #268]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b41      	ldr	r3, [pc, #260]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_1_Pin|TIM_3_CH1_MOTOR_2_Pin;
 8002842:	23c0      	movs	r3, #192	; 0xc0
 8002844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002852:	2302      	movs	r3, #2
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002856:	f107 031c 	add.w	r3, r7, #28
 800285a:	4619      	mov	r1, r3
 800285c:	4838      	ldr	r0, [pc, #224]	; (8002940 <HAL_TIM_MspPostInit+0x168>)
 800285e:	f001 f969 	bl	8003b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_3_Pin;
 8002862:	2301      	movs	r3, #1
 8002864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002866:	2302      	movs	r3, #2
 8002868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002872:	2302      	movs	r3, #2
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM_3_CH1_MOTOR_3_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 031c 	add.w	r3, r7, #28
 800287a:	4619      	mov	r1, r3
 800287c:	4831      	ldr	r0, [pc, #196]	; (8002944 <HAL_TIM_MspPostInit+0x16c>)
 800287e:	f001 f959 	bl	8003b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_4_Pin;
 8002882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002894:	2302      	movs	r3, #2
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM_3_CH1_MOTOR_4_GPIO_Port, &GPIO_InitStruct);
 8002898:	f107 031c 	add.w	r3, r7, #28
 800289c:	4619      	mov	r1, r3
 800289e:	482a      	ldr	r0, [pc, #168]	; (8002948 <HAL_TIM_MspPostInit+0x170>)
 80028a0:	f001 f948 	bl	8003b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80028a4:	e043      	b.n	800292e <HAL_TIM_MspPostInit+0x156>
  else if(htim->Instance==TIM4)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a28      	ldr	r2, [pc, #160]	; (800294c <HAL_TIM_MspPostInit+0x174>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d11d      	bne.n	80028ec <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028b0:	4b22      	ldr	r3, [pc, #136]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	4a21      	ldr	r2, [pc, #132]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80028b6:	f043 0308 	orr.w	r3, r3, #8
 80028ba:	6313      	str	r3, [r2, #48]	; 0x30
 80028bc:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80028be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c0:	f003 0308 	and.w	r3, r3, #8
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_DMA_LATCH_Pin|TIM4_CH2_MOTOR_1_Pin|GPIO_PIN_14;
 80028c8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80028cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ce:	2302      	movs	r3, #2
 80028d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d6:	2300      	movs	r3, #0
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028da:	2302      	movs	r3, #2
 80028dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	481a      	ldr	r0, [pc, #104]	; (8002950 <HAL_TIM_MspPostInit+0x178>)
 80028e6:	f001 f925 	bl	8003b34 <HAL_GPIO_Init>
}
 80028ea:	e020      	b.n	800292e <HAL_TIM_MspPostInit+0x156>
  else if(htim->Instance==TIM5)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a18      	ldr	r2, [pc, #96]	; (8002954 <HAL_TIM_MspPostInit+0x17c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d11b      	bne.n	800292e <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	4b11      	ldr	r3, [pc, #68]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	4a10      	ldr	r2, [pc, #64]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6313      	str	r3, [r2, #48]	; 0x30
 8002902:	4b0e      	ldr	r3, [pc, #56]	; (800293c <HAL_TIM_MspPostInit+0x164>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	60bb      	str	r3, [r7, #8]
 800290c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800290e:	2302      	movs	r3, #2
 8002910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291a:	2300      	movs	r3, #0
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800291e:	2302      	movs	r3, #2
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002922:	f107 031c 	add.w	r3, r7, #28
 8002926:	4619      	mov	r1, r3
 8002928:	4805      	ldr	r0, [pc, #20]	; (8002940 <HAL_TIM_MspPostInit+0x168>)
 800292a:	f001 f903 	bl	8003b34 <HAL_GPIO_Init>
}
 800292e:	bf00      	nop
 8002930:	3730      	adds	r7, #48	; 0x30
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40000400 	.word	0x40000400
 800293c:	40023800 	.word	0x40023800
 8002940:	40020000 	.word	0x40020000
 8002944:	40020400 	.word	0x40020400
 8002948:	40020800 	.word	0x40020800
 800294c:	40000800 	.word	0x40000800
 8002950:	40020c00 	.word	0x40020c00
 8002954:	40000c00 	.word	0x40000c00

08002958 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	; 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a1b      	ldr	r2, [pc, #108]	; (80029e4 <HAL_UART_MspInit+0x8c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d130      	bne.n	80029dc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800297a:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <HAL_UART_MspInit+0x90>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	4a1a      	ldr	r2, [pc, #104]	; (80029e8 <HAL_UART_MspInit+0x90>)
 8002980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002984:	6413      	str	r3, [r2, #64]	; 0x40
 8002986:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <HAL_UART_MspInit+0x90>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800298e:	613b      	str	r3, [r7, #16]
 8002990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002992:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <HAL_UART_MspInit+0x90>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	4a14      	ldr	r2, [pc, #80]	; (80029e8 <HAL_UART_MspInit+0x90>)
 8002998:	f043 0308 	orr.w	r3, r3, #8
 800299c:	6313      	str	r3, [r2, #48]	; 0x30
 800299e:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <HAL_UART_MspInit+0x90>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b0:	2302      	movs	r3, #2
 80029b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b8:	2303      	movs	r3, #3
 80029ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029bc:	2307      	movs	r3, #7
 80029be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029c0:	f107 0314 	add.w	r3, r7, #20
 80029c4:	4619      	mov	r1, r3
 80029c6:	4809      	ldr	r0, [pc, #36]	; (80029ec <HAL_UART_MspInit+0x94>)
 80029c8:	f001 f8b4 	bl	8003b34 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2100      	movs	r1, #0
 80029d0:	2027      	movs	r0, #39	; 0x27
 80029d2:	f000 fcd4 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80029d6:	2027      	movs	r0, #39	; 0x27
 80029d8:	f000 fced 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80029dc:	bf00      	nop
 80029de:	3728      	adds	r7, #40	; 0x28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40004800 	.word	0x40004800
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020c00 	.word	0x40020c00

080029f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a02:	e7fe      	b.n	8002a02 <HardFault_Handler+0x4>

08002a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <MemManage_Handler+0x4>

08002a0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a0e:	e7fe      	b.n	8002a0e <BusFault_Handler+0x4>

08002a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <UsageFault_Handler+0x4>

08002a16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a44:	f000 f918 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a48:	bf00      	nop
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002a50:	4802      	ldr	r0, [pc, #8]	; (8002a5c <DMA1_Stream0_IRQHandler+0x10>)
 8002a52:	f000 fdfb 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000538 	.word	0x20000538

08002a60 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8002a64:	4802      	ldr	r0, [pc, #8]	; (8002a70 <DMA1_Stream3_IRQHandler+0x10>)
 8002a66:	f000 fdf1 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	200000a8 	.word	0x200000a8

08002a74 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8002a78:	4802      	ldr	r0, [pc, #8]	; (8002a84 <DMA1_Stream4_IRQHandler+0x10>)
 8002a7a:	f000 fde7 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000398 	.word	0x20000398

08002a88 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002a8c:	4802      	ldr	r0, [pc, #8]	; (8002a98 <DMA1_Stream5_IRQHandler+0x10>)
 8002a8e:	f000 fddd 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000498 	.word	0x20000498

08002a9c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002aa0:	4802      	ldr	r0, [pc, #8]	; (8002aac <DMA1_Stream6_IRQHandler+0x10>)
 8002aa2:	f000 fdd3 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	200001d8 	.word	0x200001d8

08002ab0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ab4:	4802      	ldr	r0, [pc, #8]	; (8002ac0 <TIM1_CC_IRQHandler+0x10>)
 8002ab6:	f003 ff87 	bl	80069c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20000458 	.word	0x20000458

08002ac4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ac8:	4802      	ldr	r0, [pc, #8]	; (8002ad4 <TIM2_IRQHandler+0x10>)
 8002aca:	f003 ff7d 	bl	80069c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	200004f8 	.word	0x200004f8

08002ad8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002adc:	4802      	ldr	r0, [pc, #8]	; (8002ae8 <I2C1_EV_IRQHandler+0x10>)
 8002ade:	f001 fb63 	bl	80041a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20000238 	.word	0x20000238

08002aec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002af0:	4802      	ldr	r0, [pc, #8]	; (8002afc <USART3_IRQHandler+0x10>)
 8002af2:	f005 fab5 	bl	8008060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000148 	.word	0x20000148

08002b00 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8002b04:	4802      	ldr	r0, [pc, #8]	; (8002b10 <DMA1_Stream7_IRQHandler+0x10>)
 8002b06:	f000 fda1 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	200003f8 	.word	0x200003f8

08002b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <_sbrk+0x5c>)
 8002b1e:	4b15      	ldr	r3, [pc, #84]	; (8002b74 <_sbrk+0x60>)
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b28:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <_sbrk+0x64>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b30:	4b11      	ldr	r3, [pc, #68]	; (8002b78 <_sbrk+0x64>)
 8002b32:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <_sbrk+0x68>)
 8002b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b36:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <_sbrk+0x64>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d207      	bcs.n	8002b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b44:	f006 f934 	bl	8008db0 <__errno>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	e009      	b.n	8002b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b54:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <_sbrk+0x64>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b5a:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	4a05      	ldr	r2, [pc, #20]	; (8002b78 <_sbrk+0x64>)
 8002b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b66:	68fb      	ldr	r3, [r7, #12]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20040000 	.word	0x20040000
 8002b74:	00000400 	.word	0x00000400
 8002b78:	2000009c 	.word	0x2000009c
 8002b7c:	200005a8 	.word	0x200005a8

08002b80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <SystemInit+0x28>)
 8002b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b8a:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <SystemInit+0x28>)
 8002b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b94:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <SystemInit+0x28>)
 8002b96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b9a:	609a      	str	r2, [r3, #8]
#endif

}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002be4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002bb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002bb2:	e003      	b.n	8002bbc <LoopCopyDataInit>

08002bb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002bb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002bb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bba:	3104      	adds	r1, #4

08002bbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002bbc:	480b      	ldr	r0, [pc, #44]	; (8002bec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002bc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002bc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002bc4:	d3f6      	bcc.n	8002bb4 <CopyDataInit>
  ldr  r2, =_sbss
 8002bc6:	4a0b      	ldr	r2, [pc, #44]	; (8002bf4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002bc8:	e002      	b.n	8002bd0 <LoopFillZerobss>

08002bca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002bca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002bcc:	f842 3b04 	str.w	r3, [r2], #4

08002bd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002bd0:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002bd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002bd4:	d3f9      	bcc.n	8002bca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bd6:	f7ff ffd3 	bl	8002b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bda:	f006 f8ef 	bl	8008dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bde:	f7fe fcd9 	bl	8001594 <main>
  bx  lr    
 8002be2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002be4:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8002be8:	080096c8 	.word	0x080096c8
  ldr  r0, =_sdata
 8002bec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002bf0:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8002bf4:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002bf8:	200005a8 	.word	0x200005a8

08002bfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bfc:	e7fe      	b.n	8002bfc <ADC_IRQHandler>

08002bfe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c02:	2003      	movs	r0, #3
 8002c04:	f000 fbb0 	bl	8003368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c08:	2000      	movs	r0, #0
 8002c0a:	f000 f805 	bl	8002c18 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c0e:	f7ff fae1 	bl	80021d4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c20:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_InitTick+0x54>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <HAL_InitTick+0x58>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 fbcb 	bl	80033d2 <HAL_SYSTICK_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e00e      	b.n	8002c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b0f      	cmp	r3, #15
 8002c4a:	d80a      	bhi.n	8002c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	f000 fb93 	bl	800337e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4a06      	ldr	r2, [pc, #24]	; (8002c74 <HAL_InitTick+0x5c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000004 	.word	0x20000004
 8002c70:	2000000c 	.word	0x2000000c
 8002c74:	20000008 	.word	0x20000008

08002c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_IncTick+0x20>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_IncTick+0x24>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	4a04      	ldr	r2, [pc, #16]	; (8002c9c <HAL_IncTick+0x24>)
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	2000000c 	.word	0x2000000c
 8002c9c:	200005a0 	.word	0x200005a0

08002ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <HAL_GetTick+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	200005a0 	.word	0x200005a0

08002cb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e031      	b.n	8002d32 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff faa0 	bl	800221c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f003 0310 	and.w	r3, r3, #16
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d116      	bne.n	8002d24 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cfa:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <HAL_ADC_Init+0x84>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	f043 0202 	orr.w	r2, r3, #2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f964 	bl	8002fd4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f023 0303 	bic.w	r3, r3, #3
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
 8002d22:	e001      	b.n	8002d28 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	ffffeefd 	.word	0xffffeefd

08002d40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1c>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e12a      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x272>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b09      	cmp	r3, #9
 8002d6a:	d93a      	bls.n	8002de2 <HAL_ADC_ConfigChannel+0xa2>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d74:	d035      	beq.n	8002de2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68d9      	ldr	r1, [r3, #12]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b1e      	subs	r3, #30
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	400a      	ands	r2, r1
 8002d9a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a87      	ldr	r2, [pc, #540]	; (8002fc0 <HAL_ADC_ConfigChannel+0x280>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10a      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68d9      	ldr	r1, [r3, #12]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	061a      	lsls	r2, r3, #24
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dba:	e035      	b.n	8002e28 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68d9      	ldr	r1, [r3, #12]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	4618      	mov	r0, r3
 8002dce:	4603      	mov	r3, r0
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	4403      	add	r3, r0
 8002dd4:	3b1e      	subs	r3, #30
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002de0:	e022      	b.n	8002e28 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6919      	ldr	r1, [r3, #16]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	4613      	mov	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	2207      	movs	r2, #7
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	400a      	ands	r2, r1
 8002e04:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6919      	ldr	r1, [r3, #16]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	4618      	mov	r0, r3
 8002e18:	4603      	mov	r3, r0
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4403      	add	r3, r0
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b06      	cmp	r3, #6
 8002e2e:	d824      	bhi.n	8002e7a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	3b05      	subs	r3, #5
 8002e42:	221f      	movs	r2, #31
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	400a      	ands	r2, r1
 8002e50:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	4618      	mov	r0, r3
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	3b05      	subs	r3, #5
 8002e6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	635a      	str	r2, [r3, #52]	; 0x34
 8002e78:	e04c      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d824      	bhi.n	8002ecc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	3b23      	subs	r3, #35	; 0x23
 8002e94:	221f      	movs	r2, #31
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43da      	mvns	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	400a      	ands	r2, r1
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b23      	subs	r3, #35	; 0x23
 8002ebe:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
 8002eca:	e023      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	3b41      	subs	r3, #65	; 0x41
 8002ede:	221f      	movs	r2, #31
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43da      	mvns	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	400a      	ands	r2, r1
 8002eec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	3b41      	subs	r3, #65	; 0x41
 8002f08:	fa00 f203 	lsl.w	r2, r0, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a2a      	ldr	r2, [pc, #168]	; (8002fc4 <HAL_ADC_ConfigChannel+0x284>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d10a      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x1f4>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f26:	d105      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002f28:	4b27      	ldr	r3, [pc, #156]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4a26      	ldr	r2, [pc, #152]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f2e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002f32:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a22      	ldr	r2, [pc, #136]	; (8002fc4 <HAL_ADC_ConfigChannel+0x284>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d109      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x212>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b12      	cmp	r3, #18
 8002f44:	d105      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f46:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4a1f      	ldr	r2, [pc, #124]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f50:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a1b      	ldr	r2, [pc, #108]	; (8002fc4 <HAL_ADC_ConfigChannel+0x284>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d125      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x268>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a17      	ldr	r2, [pc, #92]	; (8002fc0 <HAL_ADC_ConfigChannel+0x280>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d003      	beq.n	8002f6e <HAL_ADC_ConfigChannel+0x22e>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b11      	cmp	r3, #17
 8002f6c:	d11c      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f6e:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <HAL_ADC_ConfigChannel+0x288>)
 8002f74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f78:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a10      	ldr	r2, [pc, #64]	; (8002fc0 <HAL_ADC_ConfigChannel+0x280>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d111      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002f84:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <HAL_ADC_ConfigChannel+0x28c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a11      	ldr	r2, [pc, #68]	; (8002fd0 <HAL_ADC_ConfigChannel+0x290>)
 8002f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8e:	0c9a      	lsrs	r2, r3, #18
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f9a:	e002      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1f9      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	10000012 	.word	0x10000012
 8002fc4:	40012000 	.word	0x40012000
 8002fc8:	40012300 	.word	0x40012300
 8002fcc:	20000004 	.word	0x20000004
 8002fd0:	431bde83 	.word	0x431bde83

08002fd4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002fdc:	4b78      	ldr	r3, [pc, #480]	; (80031c0 <ADC_Init+0x1ec>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	4a77      	ldr	r2, [pc, #476]	; (80031c0 <ADC_Init+0x1ec>)
 8002fe2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002fe6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002fe8:	4b75      	ldr	r3, [pc, #468]	; (80031c0 <ADC_Init+0x1ec>)
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4973      	ldr	r1, [pc, #460]	; (80031c0 <ADC_Init+0x1ec>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003004:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6859      	ldr	r1, [r3, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	021a      	lsls	r2, r3, #8
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003028:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	6859      	ldr	r1, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800304a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6899      	ldr	r1, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003062:	4a58      	ldr	r2, [pc, #352]	; (80031c4 <ADC_Init+0x1f0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d022      	beq.n	80030ae <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003076:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6899      	ldr	r1, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003098:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6899      	ldr	r1, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	e00f      	b.n	80030ce <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0202 	bic.w	r2, r2, #2
 80030dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6899      	ldr	r1, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	005a      	lsls	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01b      	beq.n	8003134 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800310a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800311a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6859      	ldr	r1, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	3b01      	subs	r3, #1
 8003128:	035a      	lsls	r2, r3, #13
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	605a      	str	r2, [r3, #4]
 8003132:	e007      	b.n	8003144 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003142:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003152:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	3b01      	subs	r3, #1
 8003160:	051a      	lsls	r2, r3, #20
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003178:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6899      	ldr	r1, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003186:	025a      	lsls	r2, r3, #9
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800319e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6899      	ldr	r1, [r3, #8]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	029a      	lsls	r2, r3, #10
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	609a      	str	r2, [r3, #8]
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	40012300 	.word	0x40012300
 80031c4:	0f000001 	.word	0x0f000001

080031c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <__NVIC_SetPriorityGrouping+0x40>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031f0:	4b06      	ldr	r3, [pc, #24]	; (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031f6:	4a04      	ldr	r2, [pc, #16]	; (8003208 <__NVIC_SetPriorityGrouping+0x40>)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	60d3      	str	r3, [r2, #12]
}
 80031fc:	bf00      	nop
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000ed00 	.word	0xe000ed00
 800320c:	05fa0000 	.word	0x05fa0000

08003210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <__NVIC_GetPriorityGrouping+0x18>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	0a1b      	lsrs	r3, r3, #8
 800321a:	f003 0307 	and.w	r3, r3, #7
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	db0b      	blt.n	8003256 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	4907      	ldr	r1, [pc, #28]	; (8003264 <__NVIC_EnableIRQ+0x38>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2001      	movs	r0, #1
 800324e:	fa00 f202 	lsl.w	r2, r0, r2
 8003252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	e000e100 	.word	0xe000e100

08003268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	6039      	str	r1, [r7, #0]
 8003272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	2b00      	cmp	r3, #0
 800327a:	db0a      	blt.n	8003292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	490c      	ldr	r1, [pc, #48]	; (80032b4 <__NVIC_SetPriority+0x4c>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	0112      	lsls	r2, r2, #4
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	440b      	add	r3, r1
 800328c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003290:	e00a      	b.n	80032a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	4908      	ldr	r1, [pc, #32]	; (80032b8 <__NVIC_SetPriority+0x50>)
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	3b04      	subs	r3, #4
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	440b      	add	r3, r1
 80032a6:	761a      	strb	r2, [r3, #24]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000e100 	.word	0xe000e100
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032bc:	b480      	push	{r7}
 80032be:	b089      	sub	sp, #36	; 0x24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f1c3 0307 	rsb	r3, r3, #7
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	bf28      	it	cs
 80032da:	2304      	movcs	r3, #4
 80032dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3304      	adds	r3, #4
 80032e2:	2b06      	cmp	r3, #6
 80032e4:	d902      	bls.n	80032ec <NVIC_EncodePriority+0x30>
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3b03      	subs	r3, #3
 80032ea:	e000      	b.n	80032ee <NVIC_EncodePriority+0x32>
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f0:	f04f 32ff 	mov.w	r2, #4294967295
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	401a      	ands	r2, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003304:	f04f 31ff 	mov.w	r1, #4294967295
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43d9      	mvns	r1, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003314:	4313      	orrs	r3, r2
         );
}
 8003316:	4618      	mov	r0, r3
 8003318:	3724      	adds	r7, #36	; 0x24
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3b01      	subs	r3, #1
 8003330:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003334:	d301      	bcc.n	800333a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003336:	2301      	movs	r3, #1
 8003338:	e00f      	b.n	800335a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333a:	4a0a      	ldr	r2, [pc, #40]	; (8003364 <SysTick_Config+0x40>)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3b01      	subs	r3, #1
 8003340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003342:	210f      	movs	r1, #15
 8003344:	f04f 30ff 	mov.w	r0, #4294967295
 8003348:	f7ff ff8e 	bl	8003268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800334c:	4b05      	ldr	r3, [pc, #20]	; (8003364 <SysTick_Config+0x40>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003352:	4b04      	ldr	r3, [pc, #16]	; (8003364 <SysTick_Config+0x40>)
 8003354:	2207      	movs	r2, #7
 8003356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	e000e010 	.word	0xe000e010

08003368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ff29 	bl	80031c8 <__NVIC_SetPriorityGrouping>
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800337e:	b580      	push	{r7, lr}
 8003380:	b086      	sub	sp, #24
 8003382:	af00      	add	r7, sp, #0
 8003384:	4603      	mov	r3, r0
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	607a      	str	r2, [r7, #4]
 800338a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003390:	f7ff ff3e 	bl	8003210 <__NVIC_GetPriorityGrouping>
 8003394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	6978      	ldr	r0, [r7, #20]
 800339c:	f7ff ff8e 	bl	80032bc <NVIC_EncodePriority>
 80033a0:	4602      	mov	r2, r0
 80033a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff5d 	bl	8003268 <__NVIC_SetPriority>
}
 80033ae:	bf00      	nop
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	4603      	mov	r3, r0
 80033be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff ff31 	bl	800322c <__NVIC_EnableIRQ>
}
 80033ca:	bf00      	nop
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b082      	sub	sp, #8
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7ff ffa2 	bl	8003324 <SysTick_Config>
 80033e0:	4603      	mov	r3, r0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
	...

080033ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033f8:	f7ff fc52 	bl	8002ca0 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e099      	b.n	800353c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2202      	movs	r2, #2
 8003414:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0201 	bic.w	r2, r2, #1
 8003426:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003428:	e00f      	b.n	800344a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800342a:	f7ff fc39 	bl	8002ca0 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b05      	cmp	r3, #5
 8003436:	d908      	bls.n	800344a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2203      	movs	r2, #3
 8003442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e078      	b.n	800353c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1e8      	bne.n	800342a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	4b38      	ldr	r3, [pc, #224]	; (8003544 <HAL_DMA_Init+0x158>)
 8003464:	4013      	ands	r3, r2
 8003466:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003476:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800348e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	4313      	orrs	r3, r2
 800349a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d107      	bne.n	80034b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ac:	4313      	orrs	r3, r2
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f023 0307 	bic.w	r3, r3, #7
 80034ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d117      	bne.n	800350e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 faa5 	bl	8003a40 <DMA_CheckFifoParam>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2240      	movs	r2, #64	; 0x40
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800350a:	2301      	movs	r3, #1
 800350c:	e016      	b.n	800353c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 fa5c 	bl	80039d4 <DMA_CalcBaseAndBitshift>
 800351c:	4603      	mov	r3, r0
 800351e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003524:	223f      	movs	r2, #63	; 0x3f
 8003526:	409a      	lsls	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	e010803f 	.word	0xe010803f

08003548 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003566:	2b01      	cmp	r3, #1
 8003568:	d101      	bne.n	800356e <HAL_DMA_Start_IT+0x26>
 800356a:	2302      	movs	r3, #2
 800356c:	e048      	b.n	8003600 <HAL_DMA_Start_IT+0xb8>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b01      	cmp	r3, #1
 8003580:	d137      	bne.n	80035f2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2202      	movs	r2, #2
 8003586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	68b9      	ldr	r1, [r7, #8]
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f9ee 	bl	8003978 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a0:	223f      	movs	r2, #63	; 0x3f
 80035a2:	409a      	lsls	r2, r3
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0216 	orr.w	r2, r2, #22
 80035b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695a      	ldr	r2, [r3, #20]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035c6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d007      	beq.n	80035e0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0208 	orr.w	r2, r2, #8
 80035de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0201 	orr.w	r2, r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	e005      	b.n	80035fe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035fa:	2302      	movs	r3, #2
 80035fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d004      	beq.n	8003626 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2280      	movs	r2, #128	; 0x80
 8003620:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e00c      	b.n	8003640 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2205      	movs	r2, #5
 800362a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003654:	2300      	movs	r3, #0
 8003656:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003658:	4b92      	ldr	r3, [pc, #584]	; (80038a4 <HAL_DMA_IRQHandler+0x258>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a92      	ldr	r2, [pc, #584]	; (80038a8 <HAL_DMA_IRQHandler+0x25c>)
 800365e:	fba2 2303 	umull	r2, r3, r2, r3
 8003662:	0a9b      	lsrs	r3, r3, #10
 8003664:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003676:	2208      	movs	r2, #8
 8003678:	409a      	lsls	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	4013      	ands	r3, r2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d01a      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d013      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0204 	bic.w	r2, r2, #4
 800369e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a4:	2208      	movs	r2, #8
 80036a6:	409a      	lsls	r2, r3
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b0:	f043 0201 	orr.w	r2, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036bc:	2201      	movs	r2, #1
 80036be:	409a      	lsls	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d012      	beq.n	80036ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036da:	2201      	movs	r2, #1
 80036dc:	409a      	lsls	r2, r3
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e6:	f043 0202 	orr.w	r2, r3, #2
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f2:	2204      	movs	r2, #4
 80036f4:	409a      	lsls	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d012      	beq.n	8003724 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00b      	beq.n	8003724 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003710:	2204      	movs	r2, #4
 8003712:	409a      	lsls	r2, r3
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371c:	f043 0204 	orr.w	r2, r3, #4
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003728:	2210      	movs	r2, #16
 800372a:	409a      	lsls	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4013      	ands	r3, r2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d043      	beq.n	80037bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d03c      	beq.n	80037bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003746:	2210      	movs	r2, #16
 8003748:	409a      	lsls	r2, r3
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d018      	beq.n	800378e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d108      	bne.n	800377c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	2b00      	cmp	r3, #0
 8003770:	d024      	beq.n	80037bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	4798      	blx	r3
 800377a:	e01f      	b.n	80037bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003780:	2b00      	cmp	r3, #0
 8003782:	d01b      	beq.n	80037bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	4798      	blx	r3
 800378c:	e016      	b.n	80037bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003798:	2b00      	cmp	r3, #0
 800379a:	d107      	bne.n	80037ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0208 	bic.w	r2, r2, #8
 80037aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c0:	2220      	movs	r2, #32
 80037c2:	409a      	lsls	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 808e 	beq.w	80038ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0310 	and.w	r3, r3, #16
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 8086 	beq.w	80038ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e2:	2220      	movs	r2, #32
 80037e4:	409a      	lsls	r2, r3
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b05      	cmp	r3, #5
 80037f4:	d136      	bne.n	8003864 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0216 	bic.w	r2, r2, #22
 8003804:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695a      	ldr	r2, [r3, #20]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003814:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	2b00      	cmp	r3, #0
 800381c:	d103      	bne.n	8003826 <HAL_DMA_IRQHandler+0x1da>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003822:	2b00      	cmp	r3, #0
 8003824:	d007      	beq.n	8003836 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0208 	bic.w	r2, r2, #8
 8003834:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383a:	223f      	movs	r2, #63	; 0x3f
 800383c:	409a      	lsls	r2, r3
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003856:	2b00      	cmp	r3, #0
 8003858:	d07d      	beq.n	8003956 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	4798      	blx	r3
        }
        return;
 8003862:	e078      	b.n	8003956 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d01c      	beq.n	80038ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d108      	bne.n	8003892 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003884:	2b00      	cmp	r3, #0
 8003886:	d030      	beq.n	80038ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	4798      	blx	r3
 8003890:	e02b      	b.n	80038ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d027      	beq.n	80038ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
 80038a2:	e022      	b.n	80038ea <HAL_DMA_IRQHandler+0x29e>
 80038a4:	20000004 	.word	0x20000004
 80038a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10f      	bne.n	80038da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0210 	bic.w	r2, r2, #16
 80038c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d032      	beq.n	8003958 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d022      	beq.n	8003944 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2205      	movs	r2, #5
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0201 	bic.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	3301      	adds	r3, #1
 800391a:	60bb      	str	r3, [r7, #8]
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	429a      	cmp	r2, r3
 8003920:	d307      	bcc.n	8003932 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1f2      	bne.n	8003916 <HAL_DMA_IRQHandler+0x2ca>
 8003930:	e000      	b.n	8003934 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003932:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4798      	blx	r3
 8003954:	e000      	b.n	8003958 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003956:	bf00      	nop
    }
  }
}
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop

08003960 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003994:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b40      	cmp	r3, #64	; 0x40
 80039a4:	d108      	bne.n	80039b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039b6:	e007      	b.n	80039c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	60da      	str	r2, [r3, #12]
}
 80039c8:	bf00      	nop
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	3b10      	subs	r3, #16
 80039e4:	4a13      	ldr	r2, [pc, #76]	; (8003a34 <DMA_CalcBaseAndBitshift+0x60>)
 80039e6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ea:	091b      	lsrs	r3, r3, #4
 80039ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <DMA_CalcBaseAndBitshift+0x64>)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4413      	add	r3, r2
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b03      	cmp	r3, #3
 8003a00:	d908      	bls.n	8003a14 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	461a      	mov	r2, r3
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <DMA_CalcBaseAndBitshift+0x68>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	1d1a      	adds	r2, r3, #4
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	659a      	str	r2, [r3, #88]	; 0x58
 8003a12:	e006      	b.n	8003a22 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <DMA_CalcBaseAndBitshift+0x68>)
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	aaaaaaab 	.word	0xaaaaaaab
 8003a38:	0800967c 	.word	0x0800967c
 8003a3c:	fffffc00 	.word	0xfffffc00

08003a40 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a50:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d11f      	bne.n	8003a9a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d855      	bhi.n	8003b0c <DMA_CheckFifoParam+0xcc>
 8003a60:	a201      	add	r2, pc, #4	; (adr r2, 8003a68 <DMA_CheckFifoParam+0x28>)
 8003a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a66:	bf00      	nop
 8003a68:	08003a79 	.word	0x08003a79
 8003a6c:	08003a8b 	.word	0x08003a8b
 8003a70:	08003a79 	.word	0x08003a79
 8003a74:	08003b0d 	.word	0x08003b0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d045      	beq.n	8003b10 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a88:	e042      	b.n	8003b10 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a92:	d13f      	bne.n	8003b14 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a98:	e03c      	b.n	8003b14 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa2:	d121      	bne.n	8003ae8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d836      	bhi.n	8003b18 <DMA_CheckFifoParam+0xd8>
 8003aaa:	a201      	add	r2, pc, #4	; (adr r2, 8003ab0 <DMA_CheckFifoParam+0x70>)
 8003aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab0:	08003ac1 	.word	0x08003ac1
 8003ab4:	08003ac7 	.word	0x08003ac7
 8003ab8:	08003ac1 	.word	0x08003ac1
 8003abc:	08003ad9 	.word	0x08003ad9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ac4:	e02f      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d024      	beq.n	8003b1c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad6:	e021      	b.n	8003b1c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003adc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ae0:	d11e      	bne.n	8003b20 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ae6:	e01b      	b.n	8003b20 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d902      	bls.n	8003af4 <DMA_CheckFifoParam+0xb4>
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	d003      	beq.n	8003afa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003af2:	e018      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]
      break;
 8003af8:	e015      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00e      	beq.n	8003b24 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	73fb      	strb	r3, [r7, #15]
      break;
 8003b0a:	e00b      	b.n	8003b24 <DMA_CheckFifoParam+0xe4>
      break;
 8003b0c:	bf00      	nop
 8003b0e:	e00a      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;
 8003b10:	bf00      	nop
 8003b12:	e008      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;
 8003b14:	bf00      	nop
 8003b16:	e006      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;
 8003b18:	bf00      	nop
 8003b1a:	e004      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;
 8003b1c:	bf00      	nop
 8003b1e:	e002      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;   
 8003b20:	bf00      	nop
 8003b22:	e000      	b.n	8003b26 <DMA_CheckFifoParam+0xe6>
      break;
 8003b24:	bf00      	nop
    }
  } 
  
  return status; 
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b089      	sub	sp, #36	; 0x24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	e169      	b.n	8003e28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003b54:	2201      	movs	r2, #1
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	f040 8158 	bne.w	8003e22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d00b      	beq.n	8003b92 <HAL_GPIO_Init+0x5e>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d007      	beq.n	8003b92 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003b86:	2b11      	cmp	r3, #17
 8003b88:	d003      	beq.n	8003b92 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b12      	cmp	r3, #18
 8003b90:	d130      	bne.n	8003bf4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	2203      	movs	r2, #3
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	68da      	ldr	r2, [r3, #12]
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bc8:	2201      	movs	r2, #1
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	091b      	lsrs	r3, r3, #4
 8003bde:	f003 0201 	and.w	r2, r3, #1
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	2203      	movs	r2, #3
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	43db      	mvns	r3, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d003      	beq.n	8003c34 <HAL_GPIO_Init+0x100>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b12      	cmp	r3, #18
 8003c32:	d123      	bne.n	8003c7c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	08da      	lsrs	r2, r3, #3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	3208      	adds	r2, #8
 8003c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	220f      	movs	r2, #15
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	691a      	ldr	r2, [r3, #16]
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f003 0307 	and.w	r3, r3, #7
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	08da      	lsrs	r2, r3, #3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3208      	adds	r2, #8
 8003c76:	69b9      	ldr	r1, [r7, #24]
 8003c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	2203      	movs	r2, #3
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4013      	ands	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 0203 	and.w	r2, r3, #3
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 80b2 	beq.w	8003e22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cbe:	4b5f      	ldr	r3, [pc, #380]	; (8003e3c <HAL_GPIO_Init+0x308>)
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	4a5e      	ldr	r2, [pc, #376]	; (8003e3c <HAL_GPIO_Init+0x308>)
 8003cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003cca:	4b5c      	ldr	r3, [pc, #368]	; (8003e3c <HAL_GPIO_Init+0x308>)
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003cd6:	4a5a      	ldr	r2, [pc, #360]	; (8003e40 <HAL_GPIO_Init+0x30c>)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	089b      	lsrs	r3, r3, #2
 8003cdc:	3302      	adds	r3, #2
 8003cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	220f      	movs	r2, #15
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a51      	ldr	r2, [pc, #324]	; (8003e44 <HAL_GPIO_Init+0x310>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d02b      	beq.n	8003d5a <HAL_GPIO_Init+0x226>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a50      	ldr	r2, [pc, #320]	; (8003e48 <HAL_GPIO_Init+0x314>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d025      	beq.n	8003d56 <HAL_GPIO_Init+0x222>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a4f      	ldr	r2, [pc, #316]	; (8003e4c <HAL_GPIO_Init+0x318>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d01f      	beq.n	8003d52 <HAL_GPIO_Init+0x21e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a4e      	ldr	r2, [pc, #312]	; (8003e50 <HAL_GPIO_Init+0x31c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d019      	beq.n	8003d4e <HAL_GPIO_Init+0x21a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a4d      	ldr	r2, [pc, #308]	; (8003e54 <HAL_GPIO_Init+0x320>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_GPIO_Init+0x216>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a4c      	ldr	r2, [pc, #304]	; (8003e58 <HAL_GPIO_Init+0x324>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00d      	beq.n	8003d46 <HAL_GPIO_Init+0x212>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a4b      	ldr	r2, [pc, #300]	; (8003e5c <HAL_GPIO_Init+0x328>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d007      	beq.n	8003d42 <HAL_GPIO_Init+0x20e>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a4a      	ldr	r2, [pc, #296]	; (8003e60 <HAL_GPIO_Init+0x32c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d101      	bne.n	8003d3e <HAL_GPIO_Init+0x20a>
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	e00e      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d3e:	2308      	movs	r3, #8
 8003d40:	e00c      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d42:	2306      	movs	r3, #6
 8003d44:	e00a      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d46:	2305      	movs	r3, #5
 8003d48:	e008      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d4a:	2304      	movs	r3, #4
 8003d4c:	e006      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e004      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d52:	2302      	movs	r3, #2
 8003d54:	e002      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <HAL_GPIO_Init+0x228>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	69fa      	ldr	r2, [r7, #28]
 8003d5e:	f002 0203 	and.w	r2, r2, #3
 8003d62:	0092      	lsls	r2, r2, #2
 8003d64:	4093      	lsls	r3, r2
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003d6c:	4934      	ldr	r1, [pc, #208]	; (8003e40 <HAL_GPIO_Init+0x30c>)
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	089b      	lsrs	r3, r3, #2
 8003d72:	3302      	adds	r3, #2
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d7a:	4b3a      	ldr	r3, [pc, #232]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	43db      	mvns	r3, r3
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	4013      	ands	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d9e:	4a31      	ldr	r2, [pc, #196]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003da4:	4b2f      	ldr	r3, [pc, #188]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	43db      	mvns	r3, r3
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	4013      	ands	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dc8:	4a26      	ldr	r2, [pc, #152]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dce:	4b25      	ldr	r3, [pc, #148]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003df2:	4a1c      	ldr	r2, [pc, #112]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003df8:	4b1a      	ldr	r3, [pc, #104]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	43db      	mvns	r3, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4013      	ands	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e1c:	4a11      	ldr	r2, [pc, #68]	; (8003e64 <HAL_GPIO_Init+0x330>)
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	3301      	adds	r3, #1
 8003e26:	61fb      	str	r3, [r7, #28]
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	2b0f      	cmp	r3, #15
 8003e2c:	f67f ae92 	bls.w	8003b54 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003e30:	bf00      	nop
 8003e32:	3724      	adds	r7, #36	; 0x24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	40013800 	.word	0x40013800
 8003e44:	40020000 	.word	0x40020000
 8003e48:	40020400 	.word	0x40020400
 8003e4c:	40020800 	.word	0x40020800
 8003e50:	40020c00 	.word	0x40020c00
 8003e54:	40021000 	.word	0x40021000
 8003e58:	40021400 	.word	0x40021400
 8003e5c:	40021800 	.word	0x40021800
 8003e60:	40021c00 	.word	0x40021c00
 8003e64:	40013c00 	.word	0x40013c00

08003e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	807b      	strh	r3, [r7, #2]
 8003e74:	4613      	mov	r3, r2
 8003e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e78:	787b      	ldrb	r3, [r7, #1]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e7e:	887a      	ldrh	r2, [r7, #2]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003e84:	e003      	b.n	8003e8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	041a      	lsls	r2, r3, #16
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	619a      	str	r2, [r3, #24]
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
	...

08003e9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e07f      	b.n	8003fae <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d106      	bne.n	8003ec8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fe f9ea 	bl	800229c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2224      	movs	r2, #36	; 0x24
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0201 	bic.w	r2, r2, #1
 8003ede:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003eec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003efc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d107      	bne.n	8003f16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f12:	609a      	str	r2, [r3, #8]
 8003f14:	e006      	b.n	8003f24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003f22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d104      	bne.n	8003f36 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <HAL_I2C_Init+0x11c>)
 8003f42:	430b      	orrs	r3, r1
 8003f44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691a      	ldr	r2, [r3, #16]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	ea42 0103 	orr.w	r1, r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	021a      	lsls	r2, r3, #8
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69d9      	ldr	r1, [r3, #28]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1a      	ldr	r2, [r3, #32]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	02008000 	.word	0x02008000

08003fbc <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08a      	sub	sp, #40	; 0x28
 8003fc0:	af02      	add	r7, sp, #8
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	4608      	mov	r0, r1
 8003fc6:	4611      	mov	r1, r2
 8003fc8:	461a      	mov	r2, r3
 8003fca:	4603      	mov	r3, r0
 8003fcc:	817b      	strh	r3, [r7, #10]
 8003fce:	460b      	mov	r3, r1
 8003fd0:	813b      	strh	r3, [r7, #8]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b20      	cmp	r3, #32
 8003fe0:	f040 80d5 	bne.w	800418e <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_I2C_Mem_Write_DMA+0x34>
 8003fea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d105      	bne.n	8003ffc <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ff6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e0c9      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800400a:	d101      	bne.n	8004010 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 800400c:	2302      	movs	r3, #2
 800400e:	e0bf      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_I2C_Mem_Write_DMA+0x62>
 800401a:	2302      	movs	r3, #2
 800401c:	e0b8      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004026:	f7fe fe3b 	bl	8002ca0 <HAL_GetTick>
 800402a:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2221      	movs	r2, #33	; 0x21
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2240      	movs	r2, #64	; 0x40
 8004038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004046:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800404c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4a51      	ldr	r2, [pc, #324]	; (8004198 <HAL_I2C_Mem_Write_DMA+0x1dc>)
 8004052:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4a51      	ldr	r2, [pc, #324]	; (800419c <HAL_I2C_Mem_Write_DMA+0x1e0>)
 8004058:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800405e:	b29b      	uxth	r3, r3
 8004060:	2bff      	cmp	r3, #255	; 0xff
 8004062:	d906      	bls.n	8004072 <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	22ff      	movs	r2, #255	; 0xff
 8004068:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800406a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800406e:	61fb      	str	r3, [r7, #28]
 8004070:	e007      	b.n	8004082 <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800407c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004080:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004082:	88f8      	ldrh	r0, [r7, #6]
 8004084:	893a      	ldrh	r2, [r7, #8]
 8004086:	8979      	ldrh	r1, [r7, #10]
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	9301      	str	r3, [sp, #4]
 800408c:	2319      	movs	r3, #25
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	4603      	mov	r3, r0
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 fbc8 	bl	8004828 <I2C_RequestMemoryWrite>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d005      	beq.n	80040aa <HAL_I2C_Mem_Write_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e072      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d020      	beq.n	80040f4 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b6:	4a3a      	ldr	r2, [pc, #232]	; (80041a0 <HAL_I2C_Mem_Write_DMA+0x1e4>)
 80040b8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	4a39      	ldr	r2, [pc, #228]	; (80041a4 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 80040c0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c6:	2200      	movs	r2, #0
 80040c8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ce:	2200      	movs	r2, #0
 80040d0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80040d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	3328      	adds	r3, #40	; 0x28
 80040de:	461a      	mov	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e4:	f7ff fa30 	bl	8003548 <HAL_DMA_Start_IT>
 80040e8:	4603      	mov	r3, r0
 80040ea:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 80040ec:	7dfb      	ldrb	r3, [r7, #23]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d139      	bne.n	8004166 <HAL_I2C_Mem_Write_DMA+0x1aa>
 80040f2:	e013      	b.n	800411c <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004108:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e039      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004120:	b2da      	uxtb	r2, r3
 8004122:	8979      	ldrh	r1, [r7, #10]
 8004124:	2300      	movs	r3, #0
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f001 f906 	bl	800533c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004134:	b29a      	uxth	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800414a:	2111      	movs	r1, #17
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f001 f923 	bl	8005398 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004160:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8004162:	2300      	movs	r3, #0
 8004164:	e014      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f043 0210 	orr.w	r2, r3, #16
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e000      	b.n	8004190 <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 800418e:	2302      	movs	r3, #2
  }
}
 8004190:	4618      	mov	r0, r3
 8004192:	3720      	adds	r7, #32
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	ffff0000 	.word	0xffff0000
 800419c:	080044b3 	.word	0x080044b3
 80041a0:	0800501d 	.word	0x0800501d
 80041a4:	080050b3 	.word	0x080050b3

080041a8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	68f9      	ldr	r1, [r7, #12]
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
  }
}
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	70fb      	strb	r3, [r7, #3]
 8004238:	4613      	mov	r3, r2
 800423a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <I2C_Slave_ISR_IT+0x24>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e0ec      	b.n	80044aa <I2C_Slave_ISR_IT+0x1fe>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d009      	beq.n	80042f8 <I2C_Slave_ISR_IT+0x4c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80042f0:	6939      	ldr	r1, [r7, #16]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fc84 	bl	8004c00 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	091b      	lsrs	r3, r3, #4
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	d04d      	beq.n	80043a0 <I2C_Slave_ISR_IT+0xf4>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	091b      	lsrs	r3, r3, #4
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d047      	beq.n	80043a0 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d128      	bne.n	800436c <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b28      	cmp	r3, #40	; 0x28
 8004324:	d108      	bne.n	8004338 <I2C_Slave_ISR_IT+0x8c>
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800432c:	d104      	bne.n	8004338 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800432e:	6939      	ldr	r1, [r7, #16]
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 fd3b 	bl	8004dac <I2C_ITListenCplt>
 8004336:	e032      	b.n	800439e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b29      	cmp	r3, #41	; 0x29
 8004342:	d10e      	bne.n	8004362 <I2C_Slave_ISR_IT+0xb6>
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800434a:	d00a      	beq.n	8004362 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2210      	movs	r2, #16
 8004352:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 fe3d 	bl	8004fd4 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 fb77 	bl	8004a4e <I2C_ITSlaveSeqCplt>
 8004360:	e01d      	b.n	800439e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2210      	movs	r2, #16
 8004368:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800436a:	e096      	b.n	800449a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004378:	f043 0204 	orr.w	r2, r3, #4
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <I2C_Slave_ISR_IT+0xe4>
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800438c:	f040 8085 	bne.w	800449a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004394:	4619      	mov	r1, r3
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fd5c 	bl	8004e54 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800439c:	e07d      	b.n	800449a <I2C_Slave_ISR_IT+0x1ee>
 800439e:	e07c      	b.n	800449a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	089b      	lsrs	r3, r3, #2
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d030      	beq.n	800440e <I2C_Slave_ISR_IT+0x162>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	089b      	lsrs	r3, r3, #2
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d02a      	beq.n	800440e <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d018      	beq.n	80043f4 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043de:	3b01      	subs	r3, #1
 80043e0:	b29a      	uxth	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d14f      	bne.n	800449e <I2C_Slave_ISR_IT+0x1f2>
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004404:	d04b      	beq.n	800449e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fb21 	bl	8004a4e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800440c:	e047      	b.n	800449e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	08db      	lsrs	r3, r3, #3
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <I2C_Slave_ISR_IT+0x184>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	08db      	lsrs	r3, r3, #3
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d004      	beq.n	8004430 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004426:	6939      	ldr	r1, [r7, #16]
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 fa51 	bl	80048d0 <I2C_ITAddrCplt>
 800442e:	e037      	b.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	085b      	lsrs	r3, r3, #1
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d031      	beq.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	085b      	lsrs	r3, r3, #1
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b00      	cmp	r3, #0
 8004446:	d02b      	beq.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d018      	beq.n	8004484 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	781a      	ldrb	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800447a:	3b01      	subs	r3, #1
 800447c:	b29a      	uxth	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	851a      	strh	r2, [r3, #40]	; 0x28
 8004482:	e00d      	b.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800448a:	d002      	beq.n	8004492 <I2C_Slave_ISR_IT+0x1e6>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 fadb 	bl	8004a4e <I2C_ITSlaveSeqCplt>
 8004498:	e002      	b.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800449a:	bf00      	nop
 800449c:	e000      	b.n	80044a0 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800449e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b088      	sub	sp, #32
 80044b6:	af02      	add	r7, sp, #8
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d101      	bne.n	80044cc <I2C_Master_ISR_DMA+0x1a>
 80044c8:	2302      	movs	r3, #2
 80044ca:	e0e1      	b.n	8004690 <I2C_Master_ISR_DMA+0x1de>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d017      	beq.n	8004510 <I2C_Master_ISR_DMA+0x5e>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	091b      	lsrs	r3, r3, #4
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d011      	beq.n	8004510 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2210      	movs	r2, #16
 80044f2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f8:	f043 0204 	orr.w	r2, r3, #4
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004500:	2112      	movs	r1, #18
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 ff48 	bl	8005398 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 fd63 	bl	8004fd4 <I2C_Flush_TXDR>
 800450e:	e0ba      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	09db      	lsrs	r3, r3, #7
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d072      	beq.n	8004602 <I2C_Master_ISR_DMA+0x150>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	099b      	lsrs	r3, r3, #6
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d06c      	beq.n	8004602 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004536:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d04e      	beq.n	80045e0 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	b29b      	uxth	r3, r3
 800454a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800454e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004554:	b29b      	uxth	r3, r3
 8004556:	2bff      	cmp	r3, #255	; 0xff
 8004558:	d906      	bls.n	8004568 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	22ff      	movs	r2, #255	; 0xff
 800455e:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8004560:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	e010      	b.n	800458a <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800457a:	d003      	beq.n	8004584 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004580:	617b      	str	r3, [r7, #20]
 8004582:	e002      	b.n	800458a <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004584:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004588:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800458e:	b2da      	uxtb	r2, r3
 8004590:	8a79      	ldrh	r1, [r7, #18]
 8004592:	2300      	movs	r3, #0
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 fecf 	bl	800533c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b22      	cmp	r3, #34	; 0x22
 80045ba:	d108      	bne.n	80045ce <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045ca:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80045cc:	e05b      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045dc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80045de:	e052      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80045ee:	d003      	beq.n	80045f8 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 f9ef 	bl	80049d4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80045f6:	e046      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80045f8:	2140      	movs	r1, #64	; 0x40
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 fc2a 	bl	8004e54 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004600:	e041      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	099b      	lsrs	r3, r3, #6
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d029      	beq.n	8004662 <I2C_Master_ISR_DMA+0x1b0>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	099b      	lsrs	r3, r3, #6
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d023      	beq.n	8004662 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	d119      	bne.n	8004658 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800462e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004632:	d027      	beq.n	8004684 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004638:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800463c:	d108      	bne.n	8004650 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800464c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800464e:	e019      	b.n	8004684 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 f9bf 	bl	80049d4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004656:	e015      	b.n	8004684 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004658:	2140      	movs	r1, #64	; 0x40
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f000 fbfa 	bl	8004e54 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004660:	e010      	b.n	8004684 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00b      	beq.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	095b      	lsrs	r3, r3, #5
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d005      	beq.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800467a:	68b9      	ldr	r1, [r7, #8]
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 fa23 	bl	8004ac8 <I2C_ITMasterCplt>
 8004682:	e000      	b.n	8004686 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8004684:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3718      	adds	r7, #24
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a8:	613b      	str	r3, [r7, #16]
  uint32_t treatdmanack = 0U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <I2C_Slave_ISR_DMA+0x24>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e0b1      	b.n	8004820 <I2C_Slave_ISR_DMA+0x188>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	095b      	lsrs	r3, r3, #5
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d009      	beq.n	80046e4 <I2C_Slave_ISR_DMA+0x4c>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d003      	beq.n	80046e4 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80046dc:	68b9      	ldr	r1, [r7, #8]
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 fa8e 	bl	8004c00 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	091b      	lsrs	r3, r3, #4
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8082 	beq.w	80047f6 <I2C_Slave_ISR_DMA+0x15e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d07b      	beq.n	80047f6 <I2C_Slave_ISR_DMA+0x15e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	0b9b      	lsrs	r3, r3, #14
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d105      	bne.n	8004716 <I2C_Slave_ISR_DMA+0x7e>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	0bdb      	lsrs	r3, r3, #15
 800470e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004712:	2b00      	cmp	r3, #0
 8004714:	d068      	beq.n	80047e8 <I2C_Slave_ISR_DMA+0x150>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00d      	beq.n	800473a <I2C_Slave_ISR_DMA+0xa2>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	0bdb      	lsrs	r3, r3, #15
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <I2C_Slave_ISR_DMA+0xa2>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <I2C_Slave_ISR_DMA+0xa2>
          {
            treatdmanack = 1U;
 8004736:	2301      	movs	r3, #1
 8004738:	617b      	str	r3, [r7, #20]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00d      	beq.n	800475e <I2C_Slave_ISR_DMA+0xc6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	0b9b      	lsrs	r3, r3, #14
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d007      	beq.n	800475e <I2C_Slave_ISR_DMA+0xc6>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <I2C_Slave_ISR_DMA+0xc6>
          {
            treatdmanack = 1U;
 800475a:	2301      	movs	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
          }
        }
      }

      if (treatdmanack == 1U)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d128      	bne.n	80047b6 <I2C_Slave_ISR_DMA+0x11e>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b28      	cmp	r3, #40	; 0x28
 800476e:	d108      	bne.n	8004782 <I2C_Slave_ISR_DMA+0xea>
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004776:	d104      	bne.n	8004782 <I2C_Slave_ISR_DMA+0xea>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004778:	68b9      	ldr	r1, [r7, #8]
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 fb16 	bl	8004dac <I2C_ITListenCplt>
 8004780:	e031      	b.n	80047e6 <I2C_Slave_ISR_DMA+0x14e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b29      	cmp	r3, #41	; 0x29
 800478c:	d10e      	bne.n	80047ac <I2C_Slave_ISR_DMA+0x114>
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004794:	d00a      	beq.n	80047ac <I2C_Slave_ISR_DMA+0x114>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2210      	movs	r2, #16
 800479c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 fc18 	bl	8004fd4 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 f952 	bl	8004a4e <I2C_ITSlaveSeqCplt>
 80047aa:	e01c      	b.n	80047e6 <I2C_Slave_ISR_DMA+0x14e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2210      	movs	r2, #16
 80047b2:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80047b4:	e01d      	b.n	80047f2 <I2C_Slave_ISR_DMA+0x15a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2210      	movs	r2, #16
 80047bc:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c2:	f043 0204 	orr.w	r2, r3, #4
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	645a      	str	r2, [r3, #68]	; 0x44

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d003      	beq.n	80047d8 <I2C_Slave_ISR_DMA+0x140>
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047d6:	d10c      	bne.n	80047f2 <I2C_Slave_ISR_DMA+0x15a>
        {
          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047dc:	4619      	mov	r1, r3
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 fb38 	bl	8004e54 <I2C_ITError>
      if (treatdmanack == 1U)
 80047e4:	e005      	b.n	80047f2 <I2C_Slave_ISR_DMA+0x15a>
 80047e6:	e004      	b.n	80047f2 <I2C_Slave_ISR_DMA+0x15a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2210      	movs	r2, #16
 80047ee:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047f0:	e011      	b.n	8004816 <I2C_Slave_ISR_DMA+0x17e>
      if (treatdmanack == 1U)
 80047f2:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047f4:	e00f      	b.n	8004816 <I2C_Slave_ISR_DMA+0x17e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	08db      	lsrs	r3, r3, #3
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <I2C_Slave_ISR_DMA+0x17e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	08db      	lsrs	r3, r3, #3
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <I2C_Slave_ISR_DMA+0x17e>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800480e:	68b9      	ldr	r1, [r7, #8]
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 f85d 	bl	80048d0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af02      	add	r7, sp, #8
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	4608      	mov	r0, r1
 8004832:	4611      	mov	r1, r2
 8004834:	461a      	mov	r2, r3
 8004836:	4603      	mov	r3, r0
 8004838:	817b      	strh	r3, [r7, #10]
 800483a:	460b      	mov	r3, r1
 800483c:	813b      	strh	r3, [r7, #8]
 800483e:	4613      	mov	r3, r2
 8004840:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004842:	88fb      	ldrh	r3, [r7, #6]
 8004844:	b2da      	uxtb	r2, r3
 8004846:	8979      	ldrh	r1, [r7, #10]
 8004848:	4b20      	ldr	r3, [pc, #128]	; (80048cc <I2C_RequestMemoryWrite+0xa4>)
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 fd73 	bl	800533c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	69b9      	ldr	r1, [r7, #24]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 fcc7 	bl	80051ee <I2C_WaitOnTXISFlagUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e02c      	b.n	80048c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800486a:	88fb      	ldrh	r3, [r7, #6]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d105      	bne.n	800487c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004870:	893b      	ldrh	r3, [r7, #8]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	629a      	str	r2, [r3, #40]	; 0x28
 800487a:	e015      	b.n	80048a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800487c:	893b      	ldrh	r3, [r7, #8]
 800487e:	0a1b      	lsrs	r3, r3, #8
 8004880:	b29b      	uxth	r3, r3
 8004882:	b2da      	uxtb	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	69b9      	ldr	r1, [r7, #24]
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f000 fcad 	bl	80051ee <I2C_WaitOnTXISFlagUntilTimeout>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e012      	b.n	80048c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800489e:	893b      	ldrh	r3, [r7, #8]
 80048a0:	b2da      	uxtb	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	2200      	movs	r2, #0
 80048b0:	2180      	movs	r1, #128	; 0x80
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fc5b 	bl	800516e <I2C_WaitOnFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	80002000 	.word	0x80002000

080048d0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80048e6:	2b28      	cmp	r3, #40	; 0x28
 80048e8:	d168      	bne.n	80049bc <I2C_ITAddrCplt+0xec>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	0c1b      	lsrs	r3, r3, #16
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	0c1b      	lsrs	r3, r3, #16
 8004902:	b29b      	uxth	r3, r3
 8004904:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004908:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	b29b      	uxth	r3, r3
 8004912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004916:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	b29b      	uxth	r3, r3
 8004920:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004924:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d137      	bne.n	800499e <I2C_ITAddrCplt+0xce>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800492e:	897b      	ldrh	r3, [r7, #10]
 8004930:	09db      	lsrs	r3, r3, #7
 8004932:	b29a      	uxth	r2, r3
 8004934:	89bb      	ldrh	r3, [r7, #12]
 8004936:	4053      	eors	r3, r2
 8004938:	b29b      	uxth	r3, r3
 800493a:	f003 0306 	and.w	r3, r3, #6
 800493e:	2b00      	cmp	r3, #0
 8004940:	d11c      	bne.n	800497c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004942:	897b      	ldrh	r3, [r7, #10]
 8004944:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800494a:	1c5a      	adds	r2, r3, #1
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004954:	2b02      	cmp	r3, #2
 8004956:	d139      	bne.n	80049cc <I2C_ITAddrCplt+0xfc>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2208      	movs	r2, #8
 8004964:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800496e:	89ba      	ldrh	r2, [r7, #12]
 8004970:	7bfb      	ldrb	r3, [r7, #15]
 8004972:	4619      	mov	r1, r3
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f7ff fc59 	bl	800422c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800497a:	e027      	b.n	80049cc <I2C_ITAddrCplt+0xfc>
        slaveaddrcode = ownadd2code;
 800497c:	893b      	ldrh	r3, [r7, #8]
 800497e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004980:	2104      	movs	r1, #4
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 fd76 	bl	8005474 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004990:	89ba      	ldrh	r2, [r7, #12]
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	4619      	mov	r1, r3
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7ff fc48 	bl	800422c <HAL_I2C_AddrCallback>
}
 800499c:	e016      	b.n	80049cc <I2C_ITAddrCplt+0xfc>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800499e:	2104      	movs	r1, #4
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 fd67 	bl	8005474 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80049ae:	89ba      	ldrh	r2, [r7, #12]
 80049b0:	7bfb      	ldrb	r3, [r7, #15]
 80049b2:	4619      	mov	r1, r3
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7ff fc39 	bl	800422c <HAL_I2C_AddrCallback>
}
 80049ba:	e007      	b.n	80049cc <I2C_ITAddrCplt+0xfc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2208      	movs	r2, #8
 80049c2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80049cc:	bf00      	nop
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b21      	cmp	r3, #33	; 0x21
 80049ee:	d115      	bne.n	8004a1c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2211      	movs	r2, #17
 80049fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004a04:	2101      	movs	r1, #1
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 fd34 	bl	8005474 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f7ff fbe1 	bl	80041dc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a1a:	e014      	b.n	8004a46 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2212      	movs	r2, #18
 8004a28:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004a30:	2102      	movs	r1, #2
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 fd1e 	bl	8005474 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff fbd5 	bl	80041f0 <HAL_I2C_MasterRxCpltCallback>
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b082      	sub	sp, #8
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b29      	cmp	r3, #41	; 0x29
 8004a68:	d112      	bne.n	8004a90 <I2C_ITSlaveSeqCplt+0x42>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2228      	movs	r2, #40	; 0x28
 8004a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2221      	movs	r2, #33	; 0x21
 8004a76:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004a78:	2101      	movs	r1, #1
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 fcfa 	bl	8005474 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7ff fbbb 	bl	8004204 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a8e:	e017      	b.n	8004ac0 <I2C_ITSlaveSeqCplt+0x72>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b2a      	cmp	r3, #42	; 0x2a
 8004a9a:	d111      	bne.n	8004ac0 <I2C_ITSlaveSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2228      	movs	r2, #40	; 0x28
 8004aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2222      	movs	r2, #34	; 0x22
 8004aa8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004aaa:	2102      	movs	r1, #2
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 fce1 	bl	8005474 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff fbac 	bl	8004218 <HAL_I2C_SlaveRxCpltCallback>
}
 8004ac0:	bf00      	nop
 8004ac2:	3708      	adds	r7, #8
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	61da      	str	r2, [r3, #28]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	4b44      	ldr	r3, [pc, #272]	; (8004bf8 <I2C_ITMasterCplt+0x130>)
 8004ae6:	400b      	ands	r3, r1
 8004ae8:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->XferISR       = NULL;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a40      	ldr	r2, [pc, #256]	; (8004bfc <I2C_ITMasterCplt+0x134>)
 8004afa:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d009      	beq.n	8004b1c <I2C_ITMasterCplt+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2210      	movs	r2, #16
 8004b0e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b14:	f043 0204 	orr.w	r2, r3, #4
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fa59 	bl	8004fd4 <I2C_Flush_TXDR>

  /* Disable Interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004b22:	2103      	movs	r1, #3
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fca5 	bl	8005474 <I2C_Disable_IRQ>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b60      	cmp	r3, #96	; 0x60
 8004b3a:	d002      	beq.n	8004b42 <I2C_ITMasterCplt+0x7a>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d006      	beq.n	8004b50 <I2C_ITMasterCplt+0x88>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b46:	4619      	mov	r1, r3
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 f983 	bl	8004e54 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b4e:	e04e      	b.n	8004bee <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b21      	cmp	r3, #33	; 0x21
 8004b5a:	d121      	bne.n	8004ba0 <I2C_ITMasterCplt+0xd8>
    hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b40      	cmp	r3, #64	; 0x40
 8004b6e:	d10b      	bne.n	8004b88 <I2C_ITMasterCplt+0xc0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f7ff fb6b 	bl	800425c <HAL_I2C_MemTxCpltCallback>
}
 8004b86:	e032      	b.n	8004bee <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff fb1f 	bl	80041dc <HAL_I2C_MasterTxCpltCallback>
}
 8004b9e:	e026      	b.n	8004bee <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b22      	cmp	r3, #34	; 0x22
 8004baa:	d120      	bne.n	8004bee <I2C_ITMasterCplt+0x126>
    hi2c->State = HAL_I2C_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b40      	cmp	r3, #64	; 0x40
 8004bbe:	d10b      	bne.n	8004bd8 <I2C_ITMasterCplt+0x110>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff fb4d 	bl	8004270 <HAL_I2C_MemRxCpltCallback>
}
 8004bd6:	e00a      	b.n	8004bee <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fb01 	bl	80041f0 <HAL_I2C_MasterRxCpltCallback>
}
 8004bee:	bf00      	nop
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	fe00e800 	.word	0xfe00e800
 8004bfc:	ffff0000 	.word	0xffff0000

08004c00 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004c1e:	2107      	movs	r1, #7
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 fc27 	bl	8005474 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c34:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	6859      	ldr	r1, [r3, #4]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	4b58      	ldr	r3, [pc, #352]	; (8004da4 <I2C_ITSlaveCplt+0x1a4>)
 8004c42:	400b      	ands	r3, r1
 8004c44:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f9c4 	bl	8004fd4 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	0b9b      	lsrs	r3, r3, #14
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00b      	beq.n	8004c70 <I2C_ITSlaveCplt+0x70>
  {
    if (hi2c->hdmatx != NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d018      	beq.n	8004c92 <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c6e:	e010      	b.n	8004c92 <I2C_ITSlaveCplt+0x92>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	0bdb      	lsrs	r3, r3, #15
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00a      	beq.n	8004c92 <I2C_ITSlaveCplt+0x92>
  {
    if (hi2c->hdmarx != NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d006      	beq.n	8004c92 <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	089b      	lsrs	r3, r3, #2
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d020      	beq.n	8004ce0 <I2C_ITSlaveCplt+0xe0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f023 0304 	bic.w	r3, r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb0:	b2d2      	uxtb	r2, r2
 8004cb2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00c      	beq.n	8004ce0 <I2C_ITSlaveCplt+0xe0>
    {
      hi2c->XferSize--;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	b29a      	uxth	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d005      	beq.n	8004cf6 <I2C_ITSlaveCplt+0xf6>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cee:	f043 0204 	orr.w	r2, r3, #4
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d010      	beq.n	8004d34 <I2C_ITSlaveCplt+0x134>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d16:	4619      	mov	r1, r3
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 f89b 	bl	8004e54 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b28      	cmp	r3, #40	; 0x28
 8004d28:	d138      	bne.n	8004d9c <I2C_ITSlaveCplt+0x19c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d2a:	68f9      	ldr	r1, [r7, #12]
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f83d 	bl	8004dac <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d32:	e033      	b.n	8004d9c <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d3c:	d011      	beq.n	8004d62 <I2C_ITSlaveCplt+0x162>
    I2C_ITSlaveSeqCplt(hi2c);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fe85 	bl	8004a4e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <I2C_ITSlaveCplt+0x1a8>)
 8004d48:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7ff fa74 	bl	8004248 <HAL_I2C_ListenCpltCallback>
}
 8004d60:	e01c      	b.n	8004d9c <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b22      	cmp	r3, #34	; 0x22
 8004d6c:	d10b      	bne.n	8004d86 <I2C_ITSlaveCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f7ff fa4a 	bl	8004218 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d84:	e00a      	b.n	8004d9c <I2C_ITSlaveCplt+0x19c>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fa34 	bl	8004204 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d9c:	bf00      	nop
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	fe00e800 	.word	0xfe00e800
 8004da8:	ffff0000 	.word	0xffff0000

08004dac <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a25      	ldr	r2, [pc, #148]	; (8004e50 <I2C_ITListenCplt+0xa4>)
 8004dba:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	089b      	lsrs	r3, r3, #2
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d022      	beq.n	8004e2a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dee:	b2d2      	uxtb	r2, r2
 8004df0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d012      	beq.n	8004e2a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	3b01      	subs	r3, #1
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	f043 0204 	orr.w	r2, r3, #4
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e2a:	2107      	movs	r1, #7
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 fb21 	bl	8005474 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2210      	movs	r2, #16
 8004e38:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff fa00 	bl	8004248 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004e48:	bf00      	nop
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	ffff0000 	.word	0xffff0000

08004e54 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e64:	73fb      	strb	r3, [r7, #15]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a55      	ldr	r2, [pc, #340]	; (8004fc8 <I2C_ITError+0x174>)
 8004e72:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	431a      	orrs	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	2b28      	cmp	r3, #40	; 0x28
 8004e8a:	d005      	beq.n	8004e98 <I2C_ITError+0x44>
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	2b29      	cmp	r3, #41	; 0x29
 8004e90:	d002      	beq.n	8004e98 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	2b2a      	cmp	r3, #42	; 0x2a
 8004e96:	d10e      	bne.n	8004eb6 <I2C_ITError+0x62>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e98:	2103      	movs	r1, #3
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 faea 	bl	8005474 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2228      	movs	r2, #40	; 0x28
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a46      	ldr	r2, [pc, #280]	; (8004fcc <I2C_ITError+0x178>)
 8004eb2:	635a      	str	r2, [r3, #52]	; 0x34
 8004eb4:	e013      	b.n	8004ede <I2C_ITError+0x8a>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004eb6:	2107      	movs	r1, #7
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fadb 	bl	8005474 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b60      	cmp	r3, #96	; 0x60
 8004ec8:	d003      	beq.n	8004ed2 <I2C_ITError+0x7e>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004eec:	d123      	bne.n	8004f36 <I2C_ITError+0xe2>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004efc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d05c      	beq.n	8004fc0 <I2C_ITError+0x16c>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0a:	4a31      	ldr	r2, [pc, #196]	; (8004fd0 <I2C_ITError+0x17c>)
 8004f0c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fe fb74 	bl	8003608 <HAL_DMA_Abort_IT>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d04c      	beq.n	8004fc0 <I2C_ITError+0x16c>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f30:	4610      	mov	r0, r2
 8004f32:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f34:	e044      	b.n	8004fc0 <I2C_ITError+0x16c>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f44:	d123      	bne.n	8004f8e <I2C_ITError+0x13a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f54:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d030      	beq.n	8004fc0 <I2C_ITError+0x16c>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f62:	4a1b      	ldr	r2, [pc, #108]	; (8004fd0 <I2C_ITError+0x17c>)
 8004f64:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fe fb48 	bl	8003608 <HAL_DMA_Abort_IT>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d020      	beq.n	8004fc0 <I2C_ITError+0x16c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f88:	4610      	mov	r0, r2
 8004f8a:	4798      	blx	r3
}
 8004f8c:	e018      	b.n	8004fc0 <I2C_ITError+0x16c>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b60      	cmp	r3, #96	; 0x60
 8004f98:	d10b      	bne.n	8004fb2 <I2C_ITError+0x15e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7ff f974 	bl	8004298 <HAL_I2C_AbortCpltCallback>
}
 8004fb0:	e006      	b.n	8004fc0 <I2C_ITError+0x16c>
    __HAL_UNLOCK(hi2c);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff f962 	bl	8004284 <HAL_I2C_ErrorCallback>
}
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	ffff0000 	.word	0xffff0000
 8004fcc:	080042ad 	.word	0x080042ad
 8004fd0:	08005127 	.word	0x08005127

08004fd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d103      	bne.n	8004ff2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d007      	beq.n	8005010 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699a      	ldr	r2, [r3, #24]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0201 	orr.w	r2, r2, #1
 800500e:	619a      	str	r2, [r3, #24]
  }
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005038:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800503e:	b29b      	uxth	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d104      	bne.n	800504e <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005044:	2112      	movs	r1, #18
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 f9a6 	bl	8005398 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800504c:	e02d      	b.n	80050aa <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005056:	441a      	add	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005060:	b29b      	uxth	r3, r3
 8005062:	2bff      	cmp	r3, #255	; 0xff
 8005064:	d903      	bls.n	800506e <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	22ff      	movs	r2, #255	; 0xff
 800506a:	851a      	strh	r2, [r3, #40]	; 0x28
 800506c:	e004      	b.n	8005078 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005072:	b29a      	uxth	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	4619      	mov	r1, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3328      	adds	r3, #40	; 0x28
 8005088:	461a      	mov	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508e:	f7fe fa5b 	bl	8003548 <HAL_DMA_Start_IT>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d004      	beq.n	80050a2 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005098:	2110      	movs	r1, #16
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff feda 	bl	8004e54 <I2C_ITError>
}
 80050a0:	e003      	b.n	80050aa <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80050a2:	2112      	movs	r1, #18
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 f977 	bl	8005398 <I2C_Enable_IRQ>
}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b084      	sub	sp, #16
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c2:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <I2C_DMAError+0x2a>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 80050d8:	2301      	movs	r3, #1
 80050da:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d007      	beq.n	80050f4 <I2C_DMAError+0x42>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 80050f0:	2301      	movs	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f7fe fc33 	bl	8003960 <HAL_DMA_GetError>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d00e      	beq.n	800511e <I2C_DMAError+0x6c>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005114:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005116:	2110      	movs	r1, #16
 8005118:	68b8      	ldr	r0, [r7, #8]
 800511a:	f7ff fe9b 	bl	8004e54 <I2C_ITError>
  }
}
 800511e:	bf00      	nop
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b084      	sub	sp, #16
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005138:	2200      	movs	r2, #0
 800513a:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005140:	2200      	movs	r2, #0
 8005142:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b60      	cmp	r3, #96	; 0x60
 800514e:	d107      	bne.n	8005160 <I2C_DMAAbort+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f7ff f89d 	bl	8004298 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800515e:	e002      	b.n	8005166 <I2C_DMAAbort+0x40>
    HAL_I2C_ErrorCallback(hi2c);
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f7ff f88f 	bl	8004284 <HAL_I2C_ErrorCallback>
}
 8005166:	bf00      	nop
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b084      	sub	sp, #16
 8005172:	af00      	add	r7, sp, #0
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4613      	mov	r3, r2
 800517c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800517e:	e022      	b.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005186:	d01e      	beq.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005188:	f7fd fd8a 	bl	8002ca0 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	429a      	cmp	r2, r3
 8005196:	d302      	bcc.n	800519e <I2C_WaitOnFlagUntilTimeout+0x30>
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d113      	bne.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a2:	f043 0220 	orr.w	r2, r3, #32
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2220      	movs	r2, #32
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e00f      	b.n	80051e6 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699a      	ldr	r2, [r3, #24]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	4013      	ands	r3, r2
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	bf0c      	ite	eq
 80051d6:	2301      	moveq	r3, #1
 80051d8:	2300      	movne	r3, #0
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	79fb      	ldrb	r3, [r7, #7]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d0cd      	beq.n	8005180 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b084      	sub	sp, #16
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	60f8      	str	r0, [r7, #12]
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051fa:	e02c      	b.n	8005256 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	68b9      	ldr	r1, [r7, #8]
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 f835 	bl	8005270 <I2C_IsAcknowledgeFailed>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e02a      	b.n	8005266 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005216:	d01e      	beq.n	8005256 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005218:	f7fd fd42 	bl	8002ca0 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	429a      	cmp	r2, r3
 8005226:	d302      	bcc.n	800522e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d113      	bne.n	8005256 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005232:	f043 0220 	orr.w	r2, r3, #32
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2220      	movs	r2, #32
 800523e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e007      	b.n	8005266 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b02      	cmp	r3, #2
 8005262:	d1cb      	bne.n	80051fc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	2b10      	cmp	r3, #16
 8005288:	d151      	bne.n	800532e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800528a:	e022      	b.n	80052d2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d01e      	beq.n	80052d2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005294:	f7fd fd04 	bl	8002ca0 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d302      	bcc.n	80052aa <I2C_IsAcknowledgeFailed+0x3a>
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d113      	bne.n	80052d2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ae:	f043 0220 	orr.w	r2, r3, #32
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e02e      	b.n	8005330 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	f003 0320 	and.w	r3, r3, #32
 80052dc:	2b20      	cmp	r3, #32
 80052de:	d1d5      	bne.n	800528c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2210      	movs	r2, #16
 80052e6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2220      	movs	r2, #32
 80052ee:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f7ff fe6f 	bl	8004fd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6859      	ldr	r1, [r3, #4]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	4b0d      	ldr	r3, [pc, #52]	; (8005338 <I2C_IsAcknowledgeFailed+0xc8>)
 8005302:	400b      	ands	r3, r1
 8005304:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530a:	f043 0204 	orr.w	r2, r3, #4
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2220      	movs	r2, #32
 8005316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	fe00e800 	.word	0xfe00e800

0800533c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	607b      	str	r3, [r7, #4]
 8005346:	460b      	mov	r3, r1
 8005348:	817b      	strh	r3, [r7, #10]
 800534a:	4613      	mov	r3, r2
 800534c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	0d5b      	lsrs	r3, r3, #21
 8005358:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800535c:	4b0d      	ldr	r3, [pc, #52]	; (8005394 <I2C_TransferConfig+0x58>)
 800535e:	430b      	orrs	r3, r1
 8005360:	43db      	mvns	r3, r3
 8005362:	ea02 0103 	and.w	r1, r2, r3
 8005366:	897b      	ldrh	r3, [r7, #10]
 8005368:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800536c:	7a7b      	ldrb	r3, [r7, #9]
 800536e:	041b      	lsls	r3, r3, #16
 8005370:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	431a      	orrs	r2, r3
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	431a      	orrs	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005386:	bf00      	nop
 8005388:	3714      	adds	r7, #20
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	03ff63ff 	.word	0x03ff63ff

08005398 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	460b      	mov	r3, r1
 80053a2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ac:	4a2f      	ldr	r2, [pc, #188]	; (800546c <I2C_Enable_IRQ+0xd4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80053b6:	4a2e      	ldr	r2, [pc, #184]	; (8005470 <I2C_Enable_IRQ+0xd8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d124      	bne.n	8005406 <I2C_Enable_IRQ+0x6e>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80053bc:	887b      	ldrh	r3, [r7, #2]
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <I2C_Enable_IRQ+0x36>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80053cc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80053ce:	887b      	ldrh	r3, [r7, #2]
 80053d0:	f003 0311 	and.w	r3, r3, #17
 80053d4:	2b11      	cmp	r3, #17
 80053d6:	d103      	bne.n	80053e0 <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80053de:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80053e0:	887b      	ldrh	r3, [r7, #2]
 80053e2:	f003 0312 	and.w	r3, r3, #18
 80053e6:	2b12      	cmp	r3, #18
 80053e8:	d103      	bne.n	80053f2 <I2C_Enable_IRQ+0x5a>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f043 0320 	orr.w	r3, r3, #32
 80053f0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80053f2:	887b      	ldrh	r3, [r7, #2]
 80053f4:	f003 0312 	and.w	r3, r3, #18
 80053f8:	2b12      	cmp	r3, #18
 80053fa:	d128      	bne.n	800544e <I2C_Enable_IRQ+0xb6>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005402:	60fb      	str	r3, [r7, #12]
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8005404:	e023      	b.n	800544e <I2C_Enable_IRQ+0xb6>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005406:	887b      	ldrh	r3, [r7, #2]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <I2C_Enable_IRQ+0x80>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005416:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005418:	887b      	ldrh	r3, [r7, #2]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <I2C_Enable_IRQ+0x92>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8005428:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800542a:	887b      	ldrh	r3, [r7, #2]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <I2C_Enable_IRQ+0xa4>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800543a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800543c:	887b      	ldrh	r3, [r7, #2]
 800543e:	f003 0312 	and.w	r3, r3, #18
 8005442:	2b12      	cmp	r3, #18
 8005444:	d103      	bne.n	800544e <I2C_Enable_IRQ+0xb6>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f043 0320 	orr.w	r3, r3, #32
 800544c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6819      	ldr	r1, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	430a      	orrs	r2, r1
 800545c:	601a      	str	r2, [r3, #0]
}
 800545e:	bf00      	nop
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	080044b3 	.word	0x080044b3
 8005470:	08004699 	.word	0x08004699

08005474 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	460b      	mov	r3, r1
 800547e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005484:	887b      	ldrh	r3, [r7, #2]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00f      	beq.n	80054ae <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005494:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800549c:	b2db      	uxtb	r3, r3
 800549e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80054a2:	2b28      	cmp	r3, #40	; 0x28
 80054a4:	d003      	beq.n	80054ae <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80054ac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80054ae:	887b      	ldrh	r3, [r7, #2]
 80054b0:	f003 0302 	and.w	r3, r3, #2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00f      	beq.n	80054d8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80054be:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80054cc:	2b28      	cmp	r3, #40	; 0x28
 80054ce:	d003      	beq.n	80054d8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80054d6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80054d8:	887b      	ldrh	r3, [r7, #2]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <I2C_Disable_IRQ+0x76>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80054e8:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80054ea:	887b      	ldrh	r3, [r7, #2]
 80054ec:	f003 0311 	and.w	r3, r3, #17
 80054f0:	2b11      	cmp	r3, #17
 80054f2:	d103      	bne.n	80054fc <I2C_Disable_IRQ+0x88>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80054fa:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80054fc:	887b      	ldrh	r3, [r7, #2]
 80054fe:	f003 0312 	and.w	r3, r3, #18
 8005502:	2b12      	cmp	r3, #18
 8005504:	d103      	bne.n	800550e <I2C_Disable_IRQ+0x9a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f043 0320 	orr.w	r3, r3, #32
 800550c:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800550e:	887b      	ldrh	r3, [r7, #2]
 8005510:	f003 0312 	and.w	r3, r3, #18
 8005514:	2b12      	cmp	r3, #18
 8005516:	d103      	bne.n	8005520 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800551e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6819      	ldr	r1, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	43da      	mvns	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	400a      	ands	r2, r1
 8005530:	601a      	str	r2, [r3, #0]
}
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b20      	cmp	r3, #32
 8005552:	d138      	bne.n	80055c6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800555e:	2302      	movs	r3, #2
 8005560:	e032      	b.n	80055c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2224      	movs	r2, #36	; 0x24
 800556e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0201 	bic.w	r2, r2, #1
 8005580:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005590:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6819      	ldr	r1, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0201 	orr.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e000      	b.n	80055c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80055c6:	2302      	movs	r3, #2
  }
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b20      	cmp	r3, #32
 80055e8:	d139      	bne.n	800565e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d101      	bne.n	80055f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80055f4:	2302      	movs	r3, #2
 80055f6:	e033      	b.n	8005660 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2224      	movs	r2, #36	; 0x24
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 0201 	bic.w	r2, r2, #1
 8005616:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005626:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f042 0201 	orr.w	r2, r2, #1
 8005648:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e000      	b.n	8005660 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005670:	4b05      	ldr	r3, [pc, #20]	; (8005688 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a04      	ldr	r2, [pc, #16]	; (8005688 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800567a:	6013      	str	r3, [r2, #0]
}
 800567c:	bf00      	nop
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	40007000 	.word	0x40007000

0800568c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005692:	2300      	movs	r3, #0
 8005694:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005696:	4b23      	ldr	r3, [pc, #140]	; (8005724 <HAL_PWREx_EnableOverDrive+0x98>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	4a22      	ldr	r2, [pc, #136]	; (8005724 <HAL_PWREx_EnableOverDrive+0x98>)
 800569c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056a0:	6413      	str	r3, [r2, #64]	; 0x40
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <HAL_PWREx_EnableOverDrive+0x98>)
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056aa:	603b      	str	r3, [r7, #0]
 80056ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80056ae:	4b1e      	ldr	r3, [pc, #120]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a1d      	ldr	r2, [pc, #116]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056ba:	f7fd faf1 	bl	8002ca0 <HAL_GetTick>
 80056be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056c0:	e009      	b.n	80056d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80056c2:	f7fd faed 	bl	8002ca0 <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056d0:	d901      	bls.n	80056d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e022      	b.n	800571c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056d6:	4b14      	ldr	r3, [pc, #80]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056e2:	d1ee      	bne.n	80056c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80056e4:	4b10      	ldr	r3, [pc, #64]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a0f      	ldr	r2, [pc, #60]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056f0:	f7fd fad6 	bl	8002ca0 <HAL_GetTick>
 80056f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80056f6:	e009      	b.n	800570c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80056f8:	f7fd fad2 	bl	8002ca0 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005706:	d901      	bls.n	800570c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e007      	b.n	800571c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800570c:	4b06      	ldr	r3, [pc, #24]	; (8005728 <HAL_PWREx_EnableOverDrive+0x9c>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005714:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005718:	d1ee      	bne.n	80056f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	40023800 	.word	0x40023800
 8005728:	40007000 	.word	0x40007000

0800572c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005734:	2300      	movs	r3, #0
 8005736:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e291      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 8087 	beq.w	800585e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005750:	4b96      	ldr	r3, [pc, #600]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b04      	cmp	r3, #4
 800575a:	d00c      	beq.n	8005776 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800575c:	4b93      	ldr	r3, [pc, #588]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 030c 	and.w	r3, r3, #12
 8005764:	2b08      	cmp	r3, #8
 8005766:	d112      	bne.n	800578e <HAL_RCC_OscConfig+0x62>
 8005768:	4b90      	ldr	r3, [pc, #576]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005770:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005774:	d10b      	bne.n	800578e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005776:	4b8d      	ldr	r3, [pc, #564]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d06c      	beq.n	800585c <HAL_RCC_OscConfig+0x130>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d168      	bne.n	800585c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e26b      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005796:	d106      	bne.n	80057a6 <HAL_RCC_OscConfig+0x7a>
 8005798:	4b84      	ldr	r3, [pc, #528]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a83      	ldr	r2, [pc, #524]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800579e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	e02e      	b.n	8005804 <HAL_RCC_OscConfig+0xd8>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10c      	bne.n	80057c8 <HAL_RCC_OscConfig+0x9c>
 80057ae:	4b7f      	ldr	r3, [pc, #508]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a7e      	ldr	r2, [pc, #504]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	4b7c      	ldr	r3, [pc, #496]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a7b      	ldr	r2, [pc, #492]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	e01d      	b.n	8005804 <HAL_RCC_OscConfig+0xd8>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057d0:	d10c      	bne.n	80057ec <HAL_RCC_OscConfig+0xc0>
 80057d2:	4b76      	ldr	r3, [pc, #472]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a75      	ldr	r2, [pc, #468]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	4b73      	ldr	r3, [pc, #460]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a72      	ldr	r2, [pc, #456]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057e8:	6013      	str	r3, [r2, #0]
 80057ea:	e00b      	b.n	8005804 <HAL_RCC_OscConfig+0xd8>
 80057ec:	4b6f      	ldr	r3, [pc, #444]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a6e      	ldr	r2, [pc, #440]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057f6:	6013      	str	r3, [r2, #0]
 80057f8:	4b6c      	ldr	r3, [pc, #432]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a6b      	ldr	r2, [pc, #428]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80057fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d013      	beq.n	8005834 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580c:	f7fd fa48 	bl	8002ca0 <HAL_GetTick>
 8005810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005812:	e008      	b.n	8005826 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005814:	f7fd fa44 	bl	8002ca0 <HAL_GetTick>
 8005818:	4602      	mov	r2, r0
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	2b64      	cmp	r3, #100	; 0x64
 8005820:	d901      	bls.n	8005826 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e21f      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005826:	4b61      	ldr	r3, [pc, #388]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d0f0      	beq.n	8005814 <HAL_RCC_OscConfig+0xe8>
 8005832:	e014      	b.n	800585e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fd fa34 	bl	8002ca0 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800583c:	f7fd fa30 	bl	8002ca0 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b64      	cmp	r3, #100	; 0x64
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e20b      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800584e:	4b57      	ldr	r3, [pc, #348]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1f0      	bne.n	800583c <HAL_RCC_OscConfig+0x110>
 800585a:	e000      	b.n	800585e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800585c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d069      	beq.n	800593e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800586a:	4b50      	ldr	r3, [pc, #320]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00b      	beq.n	800588e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005876:	4b4d      	ldr	r3, [pc, #308]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 030c 	and.w	r3, r3, #12
 800587e:	2b08      	cmp	r3, #8
 8005880:	d11c      	bne.n	80058bc <HAL_RCC_OscConfig+0x190>
 8005882:	4b4a      	ldr	r3, [pc, #296]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d116      	bne.n	80058bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800588e:	4b47      	ldr	r3, [pc, #284]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_RCC_OscConfig+0x17a>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d001      	beq.n	80058a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e1df      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058a6:	4b41      	ldr	r3, [pc, #260]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	493d      	ldr	r1, [pc, #244]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ba:	e040      	b.n	800593e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d023      	beq.n	800590c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058c4:	4b39      	ldr	r3, [pc, #228]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a38      	ldr	r2, [pc, #224]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058ca:	f043 0301 	orr.w	r3, r3, #1
 80058ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d0:	f7fd f9e6 	bl	8002ca0 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058d8:	f7fd f9e2 	bl	8002ca0 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e1bd      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ea:	4b30      	ldr	r3, [pc, #192]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f0      	beq.n	80058d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f6:	4b2d      	ldr	r3, [pc, #180]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4929      	ldr	r1, [pc, #164]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005906:	4313      	orrs	r3, r2
 8005908:	600b      	str	r3, [r1, #0]
 800590a:	e018      	b.n	800593e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800590c:	4b27      	ldr	r3, [pc, #156]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a26      	ldr	r2, [pc, #152]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005912:	f023 0301 	bic.w	r3, r3, #1
 8005916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005918:	f7fd f9c2 	bl	8002ca0 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005920:	f7fd f9be 	bl	8002ca0 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e199      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005932:	4b1e      	ldr	r3, [pc, #120]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1f0      	bne.n	8005920 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d038      	beq.n	80059bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d019      	beq.n	8005986 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005952:	4b16      	ldr	r3, [pc, #88]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005956:	4a15      	ldr	r2, [pc, #84]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005958:	f043 0301 	orr.w	r3, r3, #1
 800595c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800595e:	f7fd f99f 	bl	8002ca0 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005966:	f7fd f99b 	bl	8002ca0 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e176      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005978:	4b0c      	ldr	r3, [pc, #48]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800597a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0f0      	beq.n	8005966 <HAL_RCC_OscConfig+0x23a>
 8005984:	e01a      	b.n	80059bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005986:	4b09      	ldr	r3, [pc, #36]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 8005988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800598a:	4a08      	ldr	r2, [pc, #32]	; (80059ac <HAL_RCC_OscConfig+0x280>)
 800598c:	f023 0301 	bic.w	r3, r3, #1
 8005990:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005992:	f7fd f985 	bl	8002ca0 <HAL_GetTick>
 8005996:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005998:	e00a      	b.n	80059b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800599a:	f7fd f981 	bl	8002ca0 <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d903      	bls.n	80059b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e15c      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
 80059ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059b0:	4b91      	ldr	r3, [pc, #580]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 80059b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1ee      	bne.n	800599a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80a4 	beq.w	8005b12 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059ca:	4b8b      	ldr	r3, [pc, #556]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 80059cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10d      	bne.n	80059f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80059d6:	4b88      	ldr	r3, [pc, #544]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	4a87      	ldr	r2, [pc, #540]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 80059dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e0:	6413      	str	r3, [r2, #64]	; 0x40
 80059e2:	4b85      	ldr	r3, [pc, #532]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ea:	60bb      	str	r3, [r7, #8]
 80059ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ee:	2301      	movs	r3, #1
 80059f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059f2:	4b82      	ldr	r3, [pc, #520]	; (8005bfc <HAL_RCC_OscConfig+0x4d0>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d118      	bne.n	8005a30 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80059fe:	4b7f      	ldr	r3, [pc, #508]	; (8005bfc <HAL_RCC_OscConfig+0x4d0>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7e      	ldr	r2, [pc, #504]	; (8005bfc <HAL_RCC_OscConfig+0x4d0>)
 8005a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a0a:	f7fd f949 	bl	8002ca0 <HAL_GetTick>
 8005a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a10:	e008      	b.n	8005a24 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a12:	f7fd f945 	bl	8002ca0 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	2b64      	cmp	r3, #100	; 0x64
 8005a1e:	d901      	bls.n	8005a24 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e120      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a24:	4b75      	ldr	r3, [pc, #468]	; (8005bfc <HAL_RCC_OscConfig+0x4d0>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0f0      	beq.n	8005a12 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d106      	bne.n	8005a46 <HAL_RCC_OscConfig+0x31a>
 8005a38:	4b6f      	ldr	r3, [pc, #444]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3c:	4a6e      	ldr	r2, [pc, #440]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a3e:	f043 0301 	orr.w	r3, r3, #1
 8005a42:	6713      	str	r3, [r2, #112]	; 0x70
 8005a44:	e02d      	b.n	8005aa2 <HAL_RCC_OscConfig+0x376>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10c      	bne.n	8005a68 <HAL_RCC_OscConfig+0x33c>
 8005a4e:	4b6a      	ldr	r3, [pc, #424]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a52:	4a69      	ldr	r2, [pc, #420]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a54:	f023 0301 	bic.w	r3, r3, #1
 8005a58:	6713      	str	r3, [r2, #112]	; 0x70
 8005a5a:	4b67      	ldr	r3, [pc, #412]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5e:	4a66      	ldr	r2, [pc, #408]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a60:	f023 0304 	bic.w	r3, r3, #4
 8005a64:	6713      	str	r3, [r2, #112]	; 0x70
 8005a66:	e01c      	b.n	8005aa2 <HAL_RCC_OscConfig+0x376>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	2b05      	cmp	r3, #5
 8005a6e:	d10c      	bne.n	8005a8a <HAL_RCC_OscConfig+0x35e>
 8005a70:	4b61      	ldr	r3, [pc, #388]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a74:	4a60      	ldr	r2, [pc, #384]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a76:	f043 0304 	orr.w	r3, r3, #4
 8005a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8005a7c:	4b5e      	ldr	r3, [pc, #376]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a80:	4a5d      	ldr	r2, [pc, #372]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a82:	f043 0301 	orr.w	r3, r3, #1
 8005a86:	6713      	str	r3, [r2, #112]	; 0x70
 8005a88:	e00b      	b.n	8005aa2 <HAL_RCC_OscConfig+0x376>
 8005a8a:	4b5b      	ldr	r3, [pc, #364]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a8e:	4a5a      	ldr	r2, [pc, #360]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a90:	f023 0301 	bic.w	r3, r3, #1
 8005a94:	6713      	str	r3, [r2, #112]	; 0x70
 8005a96:	4b58      	ldr	r3, [pc, #352]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a9a:	4a57      	ldr	r2, [pc, #348]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005a9c:	f023 0304 	bic.w	r3, r3, #4
 8005aa0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d015      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aaa:	f7fd f8f9 	bl	8002ca0 <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab2:	f7fd f8f5 	bl	8002ca0 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e0ce      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac8:	4b4b      	ldr	r3, [pc, #300]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0ee      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x386>
 8005ad4:	e014      	b.n	8005b00 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad6:	f7fd f8e3 	bl	8002ca0 <HAL_GetTick>
 8005ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005adc:	e00a      	b.n	8005af4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ade:	f7fd f8df 	bl	8002ca0 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d901      	bls.n	8005af4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e0b8      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005af4:	4b40      	ldr	r3, [pc, #256]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1ee      	bne.n	8005ade <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b00:	7dfb      	ldrb	r3, [r7, #23]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d105      	bne.n	8005b12 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b06:	4b3c      	ldr	r3, [pc, #240]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	4a3b      	ldr	r2, [pc, #236]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 80a4 	beq.w	8005c64 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b1c:	4b36      	ldr	r3, [pc, #216]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 030c 	and.w	r3, r3, #12
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d06b      	beq.n	8005c00 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d149      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b30:	4b31      	ldr	r3, [pc, #196]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a30      	ldr	r2, [pc, #192]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3c:	f7fd f8b0 	bl	8002ca0 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b44:	f7fd f8ac 	bl	8002ca0 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e087      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b56:	4b28      	ldr	r3, [pc, #160]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	69da      	ldr	r2, [r3, #28]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b70:	019b      	lsls	r3, r3, #6
 8005b72:	431a      	orrs	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b78:	085b      	lsrs	r3, r3, #1
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	041b      	lsls	r3, r3, #16
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	061b      	lsls	r3, r3, #24
 8005b86:	4313      	orrs	r3, r2
 8005b88:	4a1b      	ldr	r2, [pc, #108]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b8a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005b8e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b90:	4b19      	ldr	r3, [pc, #100]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a18      	ldr	r2, [pc, #96]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005b96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9c:	f7fd f880 	bl	8002ca0 <HAL_GetTick>
 8005ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ba4:	f7fd f87c 	bl	8002ca0 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e057      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bb6:	4b10      	ldr	r3, [pc, #64]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d0f0      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x478>
 8005bc2:	e04f      	b.n	8005c64 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc4:	4b0c      	ldr	r3, [pc, #48]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a0b      	ldr	r2, [pc, #44]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005bca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd0:	f7fd f866 	bl	8002ca0 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bd8:	f7fd f862 	bl	8002ca0 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e03d      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bea:	4b03      	ldr	r3, [pc, #12]	; (8005bf8 <HAL_RCC_OscConfig+0x4cc>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1f0      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x4ac>
 8005bf6:	e035      	b.n	8005c64 <HAL_RCC_OscConfig+0x538>
 8005bf8:	40023800 	.word	0x40023800
 8005bfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c00:	4b1b      	ldr	r3, [pc, #108]	; (8005c70 <HAL_RCC_OscConfig+0x544>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d028      	beq.n	8005c60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d121      	bne.n	8005c60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d11a      	bne.n	8005c60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c30:	4013      	ands	r3, r2
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d111      	bne.n	8005c60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c46:	085b      	lsrs	r3, r3, #1
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d107      	bne.n	8005c60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d001      	beq.n	8005c64 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40023800 	.word	0x40023800

08005c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e0d0      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c8c:	4b6a      	ldr	r3, [pc, #424]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 030f 	and.w	r3, r3, #15
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d910      	bls.n	8005cbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c9a:	4b67      	ldr	r3, [pc, #412]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f023 020f 	bic.w	r2, r3, #15
 8005ca2:	4965      	ldr	r1, [pc, #404]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005caa:	4b63      	ldr	r3, [pc, #396]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d001      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e0b8      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d020      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d005      	beq.n	8005ce0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cd4:	4b59      	ldr	r3, [pc, #356]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	4a58      	ldr	r2, [pc, #352]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005cda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005cde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0308 	and.w	r3, r3, #8
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d005      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cec:	4b53      	ldr	r3, [pc, #332]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	4a52      	ldr	r2, [pc, #328]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005cf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005cf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cf8:	4b50      	ldr	r3, [pc, #320]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	494d      	ldr	r1, [pc, #308]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d040      	beq.n	8005d98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d107      	bne.n	8005d2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d1e:	4b47      	ldr	r3, [pc, #284]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d115      	bne.n	8005d56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e07f      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d107      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d36:	4b41      	ldr	r3, [pc, #260]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d109      	bne.n	8005d56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e073      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d46:	4b3d      	ldr	r3, [pc, #244]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e06b      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d56:	4b39      	ldr	r3, [pc, #228]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f023 0203 	bic.w	r2, r3, #3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	4936      	ldr	r1, [pc, #216]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d68:	f7fc ff9a 	bl	8002ca0 <HAL_GetTick>
 8005d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d6e:	e00a      	b.n	8005d86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d70:	f7fc ff96 	bl	8002ca0 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e053      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d86:	4b2d      	ldr	r3, [pc, #180]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 020c 	and.w	r2, r3, #12
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d1eb      	bne.n	8005d70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d98:	4b27      	ldr	r3, [pc, #156]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 030f 	and.w	r3, r3, #15
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d210      	bcs.n	8005dc8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da6:	4b24      	ldr	r3, [pc, #144]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f023 020f 	bic.w	r2, r3, #15
 8005dae:	4922      	ldr	r1, [pc, #136]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005db6:	4b20      	ldr	r3, [pc, #128]	; (8005e38 <HAL_RCC_ClockConfig+0x1c4>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 030f 	and.w	r3, r3, #15
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d001      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e032      	b.n	8005e2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d008      	beq.n	8005de6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dd4:	4b19      	ldr	r3, [pc, #100]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4916      	ldr	r1, [pc, #88]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0308 	and.w	r3, r3, #8
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d009      	beq.n	8005e06 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005df2:	4b12      	ldr	r3, [pc, #72]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	490e      	ldr	r1, [pc, #56]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005e02:	4313      	orrs	r3, r2
 8005e04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e06:	f000 f821 	bl	8005e4c <HAL_RCC_GetSysClockFreq>
 8005e0a:	4601      	mov	r1, r0
 8005e0c:	4b0b      	ldr	r3, [pc, #44]	; (8005e3c <HAL_RCC_ClockConfig+0x1c8>)
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	091b      	lsrs	r3, r3, #4
 8005e12:	f003 030f 	and.w	r3, r3, #15
 8005e16:	4a0a      	ldr	r2, [pc, #40]	; (8005e40 <HAL_RCC_ClockConfig+0x1cc>)
 8005e18:	5cd3      	ldrb	r3, [r2, r3]
 8005e1a:	fa21 f303 	lsr.w	r3, r1, r3
 8005e1e:	4a09      	ldr	r2, [pc, #36]	; (8005e44 <HAL_RCC_ClockConfig+0x1d0>)
 8005e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e22:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <HAL_RCC_ClockConfig+0x1d4>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fc fef6 	bl	8002c18 <HAL_InitTick>

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	40023c00 	.word	0x40023c00
 8005e3c:	40023800 	.word	0x40023800
 8005e40:	08009664 	.word	0x08009664
 8005e44:	20000004 	.word	0x20000004
 8005e48:	20000008 	.word	0x20000008

08005e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005e52:	2300      	movs	r3, #0
 8005e54:	607b      	str	r3, [r7, #4]
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e62:	4b63      	ldr	r3, [pc, #396]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 030c 	and.w	r3, r3, #12
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d007      	beq.n	8005e7e <HAL_RCC_GetSysClockFreq+0x32>
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d008      	beq.n	8005e84 <HAL_RCC_GetSysClockFreq+0x38>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f040 80b4 	bne.w	8005fe0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e78:	4b5e      	ldr	r3, [pc, #376]	; (8005ff4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005e7a:	60bb      	str	r3, [r7, #8]
      break;
 8005e7c:	e0b3      	b.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005e7e:	4b5e      	ldr	r3, [pc, #376]	; (8005ff8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005e80:	60bb      	str	r3, [r7, #8]
      break;
 8005e82:	e0b0      	b.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e84:	4b5a      	ldr	r3, [pc, #360]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e8c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005e8e:	4b58      	ldr	r3, [pc, #352]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d04a      	beq.n	8005f30 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e9a:	4b55      	ldr	r3, [pc, #340]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	099b      	lsrs	r3, r3, #6
 8005ea0:	f04f 0400 	mov.w	r4, #0
 8005ea4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	ea03 0501 	and.w	r5, r3, r1
 8005eb0:	ea04 0602 	and.w	r6, r4, r2
 8005eb4:	4629      	mov	r1, r5
 8005eb6:	4632      	mov	r2, r6
 8005eb8:	f04f 0300 	mov.w	r3, #0
 8005ebc:	f04f 0400 	mov.w	r4, #0
 8005ec0:	0154      	lsls	r4, r2, #5
 8005ec2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ec6:	014b      	lsls	r3, r1, #5
 8005ec8:	4619      	mov	r1, r3
 8005eca:	4622      	mov	r2, r4
 8005ecc:	1b49      	subs	r1, r1, r5
 8005ece:	eb62 0206 	sbc.w	r2, r2, r6
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	f04f 0400 	mov.w	r4, #0
 8005eda:	0194      	lsls	r4, r2, #6
 8005edc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ee0:	018b      	lsls	r3, r1, #6
 8005ee2:	1a5b      	subs	r3, r3, r1
 8005ee4:	eb64 0402 	sbc.w	r4, r4, r2
 8005ee8:	f04f 0100 	mov.w	r1, #0
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	00e2      	lsls	r2, r4, #3
 8005ef2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005ef6:	00d9      	lsls	r1, r3, #3
 8005ef8:	460b      	mov	r3, r1
 8005efa:	4614      	mov	r4, r2
 8005efc:	195b      	adds	r3, r3, r5
 8005efe:	eb44 0406 	adc.w	r4, r4, r6
 8005f02:	f04f 0100 	mov.w	r1, #0
 8005f06:	f04f 0200 	mov.w	r2, #0
 8005f0a:	0262      	lsls	r2, r4, #9
 8005f0c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005f10:	0259      	lsls	r1, r3, #9
 8005f12:	460b      	mov	r3, r1
 8005f14:	4614      	mov	r4, r2
 8005f16:	4618      	mov	r0, r3
 8005f18:	4621      	mov	r1, r4
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f04f 0400 	mov.w	r4, #0
 8005f20:	461a      	mov	r2, r3
 8005f22:	4623      	mov	r3, r4
 8005f24:	f7fa fdea 	bl	8000afc <__aeabi_uldivmod>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	60fb      	str	r3, [r7, #12]
 8005f2e:	e049      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f30:	4b2f      	ldr	r3, [pc, #188]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	099b      	lsrs	r3, r3, #6
 8005f36:	f04f 0400 	mov.w	r4, #0
 8005f3a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005f3e:	f04f 0200 	mov.w	r2, #0
 8005f42:	ea03 0501 	and.w	r5, r3, r1
 8005f46:	ea04 0602 	and.w	r6, r4, r2
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	4632      	mov	r2, r6
 8005f4e:	f04f 0300 	mov.w	r3, #0
 8005f52:	f04f 0400 	mov.w	r4, #0
 8005f56:	0154      	lsls	r4, r2, #5
 8005f58:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005f5c:	014b      	lsls	r3, r1, #5
 8005f5e:	4619      	mov	r1, r3
 8005f60:	4622      	mov	r2, r4
 8005f62:	1b49      	subs	r1, r1, r5
 8005f64:	eb62 0206 	sbc.w	r2, r2, r6
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	f04f 0400 	mov.w	r4, #0
 8005f70:	0194      	lsls	r4, r2, #6
 8005f72:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005f76:	018b      	lsls	r3, r1, #6
 8005f78:	1a5b      	subs	r3, r3, r1
 8005f7a:	eb64 0402 	sbc.w	r4, r4, r2
 8005f7e:	f04f 0100 	mov.w	r1, #0
 8005f82:	f04f 0200 	mov.w	r2, #0
 8005f86:	00e2      	lsls	r2, r4, #3
 8005f88:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005f8c:	00d9      	lsls	r1, r3, #3
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4614      	mov	r4, r2
 8005f92:	195b      	adds	r3, r3, r5
 8005f94:	eb44 0406 	adc.w	r4, r4, r6
 8005f98:	f04f 0100 	mov.w	r1, #0
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	02a2      	lsls	r2, r4, #10
 8005fa2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005fa6:	0299      	lsls	r1, r3, #10
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4614      	mov	r4, r2
 8005fac:	4618      	mov	r0, r3
 8005fae:	4621      	mov	r1, r4
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f04f 0400 	mov.w	r4, #0
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4623      	mov	r3, r4
 8005fba:	f7fa fd9f 	bl	8000afc <__aeabi_uldivmod>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	460c      	mov	r4, r1
 8005fc2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005fc4:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	0c1b      	lsrs	r3, r3, #16
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	3301      	adds	r3, #1
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fdc:	60bb      	str	r3, [r7, #8]
      break;
 8005fde:	e002      	b.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005fe0:	4b04      	ldr	r3, [pc, #16]	; (8005ff4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005fe2:	60bb      	str	r3, [r7, #8]
      break;
 8005fe4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005fe6:	68bb      	ldr	r3, [r7, #8]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ff0:	40023800 	.word	0x40023800
 8005ff4:	00f42400 	.word	0x00f42400
 8005ff8:	007a1200 	.word	0x007a1200

08005ffc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006000:	4b03      	ldr	r3, [pc, #12]	; (8006010 <HAL_RCC_GetHCLKFreq+0x14>)
 8006002:	681b      	ldr	r3, [r3, #0]
}
 8006004:	4618      	mov	r0, r3
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	20000004 	.word	0x20000004

08006014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006018:	f7ff fff0 	bl	8005ffc <HAL_RCC_GetHCLKFreq>
 800601c:	4601      	mov	r1, r0
 800601e:	4b05      	ldr	r3, [pc, #20]	; (8006034 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	0a9b      	lsrs	r3, r3, #10
 8006024:	f003 0307 	and.w	r3, r3, #7
 8006028:	4a03      	ldr	r2, [pc, #12]	; (8006038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800602a:	5cd3      	ldrb	r3, [r2, r3]
 800602c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006030:	4618      	mov	r0, r3
 8006032:	bd80      	pop	{r7, pc}
 8006034:	40023800 	.word	0x40023800
 8006038:	08009674 	.word	0x08009674

0800603c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006040:	f7ff ffdc 	bl	8005ffc <HAL_RCC_GetHCLKFreq>
 8006044:	4601      	mov	r1, r0
 8006046:	4b05      	ldr	r3, [pc, #20]	; (800605c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	0b5b      	lsrs	r3, r3, #13
 800604c:	f003 0307 	and.w	r3, r3, #7
 8006050:	4a03      	ldr	r2, [pc, #12]	; (8006060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006052:	5cd3      	ldrb	r3, [r2, r3]
 8006054:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006058:	4618      	mov	r0, r3
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40023800 	.word	0x40023800
 8006060:	08009674 	.word	0x08009674

08006064 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800606c:	2300      	movs	r3, #0
 800606e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006070:	2300      	movs	r3, #0
 8006072:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8006074:	2300      	movs	r3, #0
 8006076:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006078:	2300      	movs	r3, #0
 800607a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	d012      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006088:	4b65      	ldr	r3, [pc, #404]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	4a64      	ldr	r2, [pc, #400]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800608e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006092:	6093      	str	r3, [r2, #8]
 8006094:	4b62      	ldr	r3, [pc, #392]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006096:	689a      	ldr	r2, [r3, #8]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609c:	4960      	ldr	r1, [pc, #384]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d017      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060ba:	4b59      	ldr	r3, [pc, #356]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c8:	4955      	ldr	r1, [pc, #340]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060d8:	d101      	bne.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80060da:	2301      	movs	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80060e6:	2301      	movs	r3, #1
 80060e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d017      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80060f6:	4b4a      	ldr	r3, [pc, #296]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006104:	4946      	ldr	r1, [pc, #280]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006106:	4313      	orrs	r3, r2
 8006108:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006110:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006114:	d101      	bne.n	800611a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8006116:	2301      	movs	r3, #1
 8006118:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8006122:	2301      	movs	r3, #1
 8006124:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0320 	and.w	r3, r3, #32
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 808b 	beq.w	800624a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006134:	4b3a      	ldr	r3, [pc, #232]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	4a39      	ldr	r2, [pc, #228]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800613a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800613e:	6413      	str	r3, [r2, #64]	; 0x40
 8006140:	4b37      	ldr	r3, [pc, #220]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800614c:	4b35      	ldr	r3, [pc, #212]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a34      	ldr	r2, [pc, #208]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006158:	f7fc fda2 	bl	8002ca0 <HAL_GetTick>
 800615c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800615e:	e008      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006160:	f7fc fd9e 	bl	8002ca0 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b64      	cmp	r3, #100	; 0x64
 800616c:	d901      	bls.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e2ba      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006172:	4b2c      	ldr	r3, [pc, #176]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f0      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800617e:	4b28      	ldr	r3, [pc, #160]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006182:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006186:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d035      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	429a      	cmp	r2, r3
 800619a:	d02e      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800619c:	4b20      	ldr	r3, [pc, #128]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800619e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061a6:	4b1e      	ldr	r3, [pc, #120]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061aa:	4a1d      	ldr	r2, [pc, #116]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061b0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061b2:	4b1b      	ldr	r3, [pc, #108]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b6:	4a1a      	ldr	r2, [pc, #104]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061bc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80061be:	4a18      	ldr	r2, [pc, #96]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061c4:	4b16      	ldr	r3, [pc, #88]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d114      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d0:	f7fc fd66 	bl	8002ca0 <HAL_GetTick>
 80061d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d6:	e00a      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061d8:	f7fc fd62 	bl	8002ca0 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d901      	bls.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e27c      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ee:	4b0c      	ldr	r3, [pc, #48]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d0ee      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006202:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006206:	d111      	bne.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8006208:	4b05      	ldr	r3, [pc, #20]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8006214:	4b04      	ldr	r3, [pc, #16]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006216:	400b      	ands	r3, r1
 8006218:	4901      	ldr	r1, [pc, #4]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800621a:	4313      	orrs	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
 800621e:	e00b      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006220:	40023800 	.word	0x40023800
 8006224:	40007000 	.word	0x40007000
 8006228:	0ffffcff 	.word	0x0ffffcff
 800622c:	4ba3      	ldr	r3, [pc, #652]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	4aa2      	ldr	r2, [pc, #648]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006232:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006236:	6093      	str	r3, [r2, #8]
 8006238:	4ba0      	ldr	r3, [pc, #640]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800623a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006244:	499d      	ldr	r1, [pc, #628]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006246:	4313      	orrs	r3, r2
 8006248:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0310 	and.w	r3, r3, #16
 8006252:	2b00      	cmp	r3, #0
 8006254:	d010      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006256:	4b99      	ldr	r3, [pc, #612]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006258:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800625c:	4a97      	ldr	r2, [pc, #604]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800625e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006262:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006266:	4b95      	ldr	r3, [pc, #596]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006268:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006270:	4992      	ldr	r1, [pc, #584]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006284:	4b8d      	ldr	r3, [pc, #564]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800628a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006292:	498a      	ldr	r1, [pc, #552]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062a6:	4b85      	ldr	r3, [pc, #532]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062b4:	4981      	ldr	r1, [pc, #516]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00a      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062c8:	4b7c      	ldr	r3, [pc, #496]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062d6:	4979      	ldr	r1, [pc, #484]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00a      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062ea:	4b74      	ldr	r3, [pc, #464]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062f0:	f023 0203 	bic.w	r2, r3, #3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062f8:	4970      	ldr	r1, [pc, #448]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00a      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800630c:	4b6b      	ldr	r3, [pc, #428]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800630e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006312:	f023 020c 	bic.w	r2, r3, #12
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	4968      	ldr	r1, [pc, #416]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800631c:	4313      	orrs	r3, r2
 800631e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00a      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800632e:	4b63      	ldr	r3, [pc, #396]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006334:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800633c:	495f      	ldr	r1, [pc, #380]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800633e:	4313      	orrs	r3, r2
 8006340:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00a      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006350:	4b5a      	ldr	r3, [pc, #360]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006356:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800635e:	4957      	ldr	r1, [pc, #348]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006360:	4313      	orrs	r3, r2
 8006362:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00a      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006372:	4b52      	ldr	r3, [pc, #328]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006378:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006380:	494e      	ldr	r1, [pc, #312]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006382:	4313      	orrs	r3, r2
 8006384:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006394:	4b49      	ldr	r3, [pc, #292]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800639a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063a2:	4946      	ldr	r1, [pc, #280]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00a      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80063b6:	4b41      	ldr	r3, [pc, #260]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c4:	493d      	ldr	r1, [pc, #244]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80063d8:	4b38      	ldr	r3, [pc, #224]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e6:	4935      	ldr	r1, [pc, #212]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d011      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80063fa:	4b30      	ldr	r3, [pc, #192]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006400:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006408:	492c      	ldr	r1, [pc, #176]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006414:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006418:	d101      	bne.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800641a:	2301      	movs	r3, #1
 800641c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800642a:	4b24      	ldr	r3, [pc, #144]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800642c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006430:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006438:	4920      	ldr	r1, [pc, #128]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800643a:	4313      	orrs	r3, r2
 800643c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800644c:	4b1b      	ldr	r3, [pc, #108]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800644e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006452:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800645a:	4918      	ldr	r1, [pc, #96]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800646e:	4b13      	ldr	r3, [pc, #76]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006474:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800647c:	490f      	ldr	r1, [pc, #60]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800647e:	4313      	orrs	r3, r2
 8006480:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d005      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006492:	f040 809c 	bne.w	80065ce <HAL_RCCEx_PeriphCLKConfig+0x56a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006496:	4b09      	ldr	r3, [pc, #36]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a08      	ldr	r2, [pc, #32]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800649c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80064a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064a2:	f7fc fbfd 	bl	8002ca0 <HAL_GetTick>
 80064a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064a8:	e00a      	b.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064aa:	f7fc fbf9 	bl	8002ca0 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b64      	cmp	r3, #100	; 0x64
 80064b6:	d903      	bls.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e115      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80064bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064c0:	4b8b      	ldr	r3, [pc, #556]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1ee      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x446>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d017      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d113      	bne.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80064e0:	4b83      	ldr	r3, [pc, #524]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064e6:	0e1b      	lsrs	r3, r3, #24
 80064e8:	f003 030f 	and.w	r3, r3, #15
 80064ec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	019a      	lsls	r2, r3, #6
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	061b      	lsls	r3, r3, #24
 80064f8:	431a      	orrs	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	071b      	lsls	r3, r3, #28
 8006500:	497b      	ldr	r1, [pc, #492]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006502:	4313      	orrs	r3, r2
 8006504:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d004      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006518:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800651c:	d00a      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006526:	2b00      	cmp	r3, #0
 8006528:	d024      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x510>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006532:	d11f      	bne.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x510>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006534:	4b6e      	ldr	r3, [pc, #440]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800653a:	0f1b      	lsrs	r3, r3, #28
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	019a      	lsls	r2, r3, #6
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	061b      	lsls	r3, r3, #24
 800654e:	431a      	orrs	r2, r3
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	071b      	lsls	r3, r3, #28
 8006554:	4966      	ldr	r1, [pc, #408]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006556:	4313      	orrs	r3, r2
 8006558:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800655c:	4b64      	ldr	r3, [pc, #400]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800655e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006562:	f023 021f 	bic.w	r2, r3, #31
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69db      	ldr	r3, [r3, #28]
 800656a:	3b01      	subs	r3, #1
 800656c:	4960      	ldr	r1, [pc, #384]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00d      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x538>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	019a      	lsls	r2, r3, #6
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	061b      	lsls	r3, r3, #24
 800658c:	431a      	orrs	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	071b      	lsls	r3, r3, #28
 8006594:	4956      	ldr	r1, [pc, #344]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006596:	4313      	orrs	r3, r2
 8006598:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800659c:	4b54      	ldr	r3, [pc, #336]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a53      	ldr	r2, [pc, #332]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80065a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065a8:	f7fc fb7a 	bl	8002ca0 <HAL_GetTick>
 80065ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065ae:	e008      	b.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80065b0:	f7fc fb76 	bl	8002ca0 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b64      	cmp	r3, #100	; 0x64
 80065bc:	d901      	bls.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e092      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065c2:	4b4b      	ldr	r3, [pc, #300]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d0f0      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	f040 8088 	bne.w	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x682>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80065d6:	4b46      	ldr	r3, [pc, #280]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a45      	ldr	r2, [pc, #276]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065e2:	f7fc fb5d 	bl	8002ca0 <HAL_GetTick>
 80065e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80065e8:	e008      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80065ea:	f7fc fb59 	bl	8002ca0 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	2b64      	cmp	r3, #100	; 0x64
 80065f6:	d901      	bls.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e075      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80065fc:	4b3c      	ldr	r3, [pc, #240]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006604:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006608:	d0ef      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x586>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661a:	2b00      	cmp	r3, #0
 800661c:	d009      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006626:	2b00      	cmp	r3, #0
 8006628:	d024      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x610>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	2b00      	cmp	r3, #0
 8006630:	d120      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x610>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006632:	4b2f      	ldr	r3, [pc, #188]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006638:	0c1b      	lsrs	r3, r3, #16
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	019a      	lsls	r2, r3, #6
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	041b      	lsls	r3, r3, #16
 800664a:	431a      	orrs	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	061b      	lsls	r3, r3, #24
 8006652:	4927      	ldr	r1, [pc, #156]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006654:	4313      	orrs	r3, r2
 8006656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800665a:	4b25      	ldr	r3, [pc, #148]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800665c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006660:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	3b01      	subs	r3, #1
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	4920      	ldr	r1, [pc, #128]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800666e:	4313      	orrs	r3, r2
 8006670:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d018      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006684:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006688:	d113      	bne.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800668a:	4b19      	ldr	r3, [pc, #100]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800668c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006690:	0e1b      	lsrs	r3, r3, #24
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	019a      	lsls	r2, r3, #6
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	041b      	lsls	r3, r3, #16
 80066a4:	431a      	orrs	r2, r3
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	061b      	lsls	r3, r3, #24
 80066aa:	4911      	ldr	r1, [pc, #68]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80066ac:	4313      	orrs	r3, r2
 80066ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80066b2:	4b0f      	ldr	r3, [pc, #60]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a0e      	ldr	r2, [pc, #56]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80066b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066be:	f7fc faef 	bl	8002ca0 <HAL_GetTick>
 80066c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066c4:	e008      	b.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x674>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80066c6:	f7fc faeb 	bl	8002ca0 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b64      	cmp	r3, #100	; 0x64
 80066d2:	d901      	bls.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x674>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e007      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066d8:	4b05      	ldr	r3, [pc, #20]	; (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066e4:	d1ef      	bne.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
      }
    }
  }
  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3720      	adds	r7, #32
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40023800 	.word	0x40023800

080066f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e01d      	b.n	8006742 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d106      	bne.n	8006720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7fb fe8a 	bl	8002434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	3304      	adds	r3, #4
 8006730:	4619      	mov	r1, r3
 8006732:	4610      	mov	r0, r2
 8006734:	f000 fd48 	bl	80071c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b082      	sub	sp, #8
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e01d      	b.n	8006798 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	d106      	bne.n	8006776 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7fb ff03 	bl	800257c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3304      	adds	r3, #4
 8006786:	4619      	mov	r1, r3
 8006788:	4610      	mov	r0, r2
 800678a:	f000 fd1d 	bl	80071c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3708      	adds	r7, #8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e01d      	b.n	80067ee <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7fb feb8 	bl	800253c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	3304      	adds	r3, #4
 80067dc:	4619      	mov	r1, r3
 80067de:	4610      	mov	r0, r2
 80067e0:	f000 fcf2 	bl	80071c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
	...

080067f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2201      	movs	r2, #1
 8006808:	6839      	ldr	r1, [r7, #0]
 800680a:	4618      	mov	r0, r3
 800680c:	f001 fa0b 	bl	8007c26 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a17      	ldr	r2, [pc, #92]	; (8006874 <HAL_TIM_PWM_Start+0x7c>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d004      	beq.n	8006824 <HAL_TIM_PWM_Start+0x2c>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a16      	ldr	r2, [pc, #88]	; (8006878 <HAL_TIM_PWM_Start+0x80>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d101      	bne.n	8006828 <HAL_TIM_PWM_Start+0x30>
 8006824:	2301      	movs	r3, #1
 8006826:	e000      	b.n	800682a <HAL_TIM_PWM_Start+0x32>
 8006828:	2300      	movs	r3, #0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d007      	beq.n	800683e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800683c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	4b0d      	ldr	r3, [pc, #52]	; (800687c <HAL_TIM_PWM_Start+0x84>)
 8006846:	4013      	ands	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2b06      	cmp	r3, #6
 800684e:	d00b      	beq.n	8006868 <HAL_TIM_PWM_Start+0x70>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006856:	d007      	beq.n	8006868 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	40010000 	.word	0x40010000
 8006878:	40010400 	.word	0x40010400
 800687c:	00010007 	.word	0x00010007

08006880 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d101      	bne.n	8006892 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e01d      	b.n	80068ce <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d106      	bne.n	80068ac <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 f815 	bl	80068d6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2202      	movs	r2, #2
 80068b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	3304      	adds	r3, #4
 80068bc:	4619      	mov	r1, r3
 80068be:	4610      	mov	r0, r2
 80068c0:	f000 fc82 	bl	80071c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3708      	adds	r7, #8
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80068de:	bf00      	nop
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
	...

080068ec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b0c      	cmp	r3, #12
 80068fa:	d841      	bhi.n	8006980 <HAL_TIM_IC_Start_IT+0x94>
 80068fc:	a201      	add	r2, pc, #4	; (adr r2, 8006904 <HAL_TIM_IC_Start_IT+0x18>)
 80068fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006902:	bf00      	nop
 8006904:	08006939 	.word	0x08006939
 8006908:	08006981 	.word	0x08006981
 800690c:	08006981 	.word	0x08006981
 8006910:	08006981 	.word	0x08006981
 8006914:	0800694b 	.word	0x0800694b
 8006918:	08006981 	.word	0x08006981
 800691c:	08006981 	.word	0x08006981
 8006920:	08006981 	.word	0x08006981
 8006924:	0800695d 	.word	0x0800695d
 8006928:	08006981 	.word	0x08006981
 800692c:	08006981 	.word	0x08006981
 8006930:	08006981 	.word	0x08006981
 8006934:	0800696f 	.word	0x0800696f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68da      	ldr	r2, [r3, #12]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 0202 	orr.w	r2, r2, #2
 8006946:	60da      	str	r2, [r3, #12]
      break;
 8006948:	e01b      	b.n	8006982 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68da      	ldr	r2, [r3, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f042 0204 	orr.w	r2, r2, #4
 8006958:	60da      	str	r2, [r3, #12]
      break;
 800695a:	e012      	b.n	8006982 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68da      	ldr	r2, [r3, #12]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0208 	orr.w	r2, r2, #8
 800696a:	60da      	str	r2, [r3, #12]
      break;
 800696c:	e009      	b.n	8006982 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0210 	orr.w	r2, r2, #16
 800697c:	60da      	str	r2, [r3, #12]
      break;
 800697e:	e000      	b.n	8006982 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8006980:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2201      	movs	r2, #1
 8006988:	6839      	ldr	r1, [r7, #0]
 800698a:	4618      	mov	r0, r3
 800698c:	f001 f94b 	bl	8007c26 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	4b0b      	ldr	r3, [pc, #44]	; (80069c4 <HAL_TIM_IC_Start_IT+0xd8>)
 8006998:	4013      	ands	r3, r2
 800699a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2b06      	cmp	r3, #6
 80069a0:	d00b      	beq.n	80069ba <HAL_TIM_IC_Start_IT+0xce>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069a8:	d007      	beq.n	80069ba <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f042 0201 	orr.w	r2, r2, #1
 80069b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	00010007 	.word	0x00010007

080069c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d122      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	f003 0302 	and.w	r3, r3, #2
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d11b      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0202 	mvn.w	r2, #2
 80069f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2201      	movs	r2, #1
 80069fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7fa fda8 	bl	8001560 <HAL_TIM_IC_CaptureCallback>
 8006a10:	e005      	b.n	8006a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fbba 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fbc1 	bl	80071a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	f003 0304 	and.w	r3, r3, #4
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d122      	bne.n	8006a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f003 0304 	and.w	r3, r3, #4
 8006a3c:	2b04      	cmp	r3, #4
 8006a3e:	d11b      	bne.n	8006a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f06f 0204 	mvn.w	r2, #4
 8006a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fa fd7e 	bl	8001560 <HAL_TIM_IC_CaptureCallback>
 8006a64:	e005      	b.n	8006a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 fb90 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fb97 	bl	80071a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	f003 0308 	and.w	r3, r3, #8
 8006a82:	2b08      	cmp	r3, #8
 8006a84:	d122      	bne.n	8006acc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d11b      	bne.n	8006acc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f06f 0208 	mvn.w	r2, #8
 8006a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2204      	movs	r2, #4
 8006aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	f003 0303 	and.w	r3, r3, #3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fa fd54 	bl	8001560 <HAL_TIM_IC_CaptureCallback>
 8006ab8:	e005      	b.n	8006ac6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fb66 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 fb6d 	bl	80071a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	2b10      	cmp	r3, #16
 8006ad8:	d122      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f003 0310 	and.w	r3, r3, #16
 8006ae4:	2b10      	cmp	r3, #16
 8006ae6:	d11b      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f06f 0210 	mvn.w	r2, #16
 8006af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2208      	movs	r2, #8
 8006af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d003      	beq.n	8006b0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fa fd2a 	bl	8001560 <HAL_TIM_IC_CaptureCallback>
 8006b0c:	e005      	b.n	8006b1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 fb3c 	bl	800718c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 fb43 	bl	80071a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d10e      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d107      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f06f 0201 	mvn.w	r2, #1
 8006b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fb16 	bl	8007178 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b56:	2b80      	cmp	r3, #128	; 0x80
 8006b58:	d10e      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b64:	2b80      	cmp	r3, #128	; 0x80
 8006b66:	d107      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f001 f914 	bl	8007da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b86:	d10e      	bne.n	8006ba6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b92:	2b80      	cmp	r3, #128	; 0x80
 8006b94:	d107      	bne.n	8006ba6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f001 f907 	bl	8007db4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb0:	2b40      	cmp	r3, #64	; 0x40
 8006bb2:	d10e      	bne.n	8006bd2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bbe:	2b40      	cmp	r3, #64	; 0x40
 8006bc0:	d107      	bne.n	8006bd2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 faf1 	bl	80071b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	f003 0320 	and.w	r3, r3, #32
 8006bdc:	2b20      	cmp	r3, #32
 8006bde:	d10e      	bne.n	8006bfe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f003 0320 	and.w	r3, r3, #32
 8006bea:	2b20      	cmp	r3, #32
 8006bec:	d107      	bne.n	8006bfe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f06f 0220 	mvn.w	r2, #32
 8006bf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f001 f8c7 	bl	8007d8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bfe:	bf00      	nop
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
	...

08006c08 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d101      	bne.n	8006c22 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006c1e:	2302      	movs	r3, #2
 8006c20:	e06c      	b.n	8006cfc <HAL_TIM_OC_ConfigChannel+0xf4>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2202      	movs	r2, #2
 8006c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b14      	cmp	r3, #20
 8006c36:	d857      	bhi.n	8006ce8 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006c38:	a201      	add	r2, pc, #4	; (adr r2, 8006c40 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3e:	bf00      	nop
 8006c40:	08006c95 	.word	0x08006c95
 8006c44:	08006ce9 	.word	0x08006ce9
 8006c48:	08006ce9 	.word	0x08006ce9
 8006c4c:	08006ce9 	.word	0x08006ce9
 8006c50:	08006ca3 	.word	0x08006ca3
 8006c54:	08006ce9 	.word	0x08006ce9
 8006c58:	08006ce9 	.word	0x08006ce9
 8006c5c:	08006ce9 	.word	0x08006ce9
 8006c60:	08006cb1 	.word	0x08006cb1
 8006c64:	08006ce9 	.word	0x08006ce9
 8006c68:	08006ce9 	.word	0x08006ce9
 8006c6c:	08006ce9 	.word	0x08006ce9
 8006c70:	08006cbf 	.word	0x08006cbf
 8006c74:	08006ce9 	.word	0x08006ce9
 8006c78:	08006ce9 	.word	0x08006ce9
 8006c7c:	08006ce9 	.word	0x08006ce9
 8006c80:	08006ccd 	.word	0x08006ccd
 8006c84:	08006ce9 	.word	0x08006ce9
 8006c88:	08006ce9 	.word	0x08006ce9
 8006c8c:	08006ce9 	.word	0x08006ce9
 8006c90:	08006cdb 	.word	0x08006cdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68b9      	ldr	r1, [r7, #8]
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f000 fb34 	bl	8007308 <TIM_OC1_SetConfig>
      break;
 8006ca0:	e023      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68b9      	ldr	r1, [r7, #8]
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f000 fb9f 	bl	80073ec <TIM_OC2_SetConfig>
      break;
 8006cae:	e01c      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68b9      	ldr	r1, [r7, #8]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 fc10 	bl	80074dc <TIM_OC3_SetConfig>
      break;
 8006cbc:	e015      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68b9      	ldr	r1, [r7, #8]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 fc7f 	bl	80075c8 <TIM_OC4_SetConfig>
      break;
 8006cca:	e00e      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68b9      	ldr	r1, [r7, #8]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fcd0 	bl	8007678 <TIM_OC5_SetConfig>
      break;
 8006cd8:	e007      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68b9      	ldr	r1, [r7, #8]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f000 fd1b 	bl	800771c <TIM_OC6_SetConfig>
      break;
 8006ce6:	e000      	b.n	8006cea <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8006ce8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d101      	bne.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x1a>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e08a      	b.n	8006e34 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2202      	movs	r2, #2
 8006d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d11b      	bne.n	8006d6c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6818      	ldr	r0, [r3, #0]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6819      	ldr	r1, [r3, #0]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f000 fdc6 	bl	80078d4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	699a      	ldr	r2, [r3, #24]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 020c 	bic.w	r2, r2, #12
 8006d56:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6999      	ldr	r1, [r3, #24]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	689a      	ldr	r2, [r3, #8]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	619a      	str	r2, [r3, #24]
 8006d6a:	e05a      	b.n	8006e22 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d11c      	bne.n	8006dac <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6818      	ldr	r0, [r3, #0]
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	6819      	ldr	r1, [r3, #0]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	f000 fe4a 	bl	8007a1a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	699a      	ldr	r2, [r3, #24]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d94:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6999      	ldr	r1, [r3, #24]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	021a      	lsls	r2, r3, #8
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	430a      	orrs	r2, r1
 8006da8:	619a      	str	r2, [r3, #24]
 8006daa:	e03a      	b.n	8006e22 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b08      	cmp	r3, #8
 8006db0:	d11b      	bne.n	8006dea <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6818      	ldr	r0, [r3, #0]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	6819      	ldr	r1, [r3, #0]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f000 fe97 	bl	8007af4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69da      	ldr	r2, [r3, #28]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 020c 	bic.w	r2, r2, #12
 8006dd4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69d9      	ldr	r1, [r3, #28]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	689a      	ldr	r2, [r3, #8]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	61da      	str	r2, [r3, #28]
 8006de8:	e01b      	b.n	8006e22 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6818      	ldr	r0, [r3, #0]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	6819      	ldr	r1, [r3, #0]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f000 feb7 	bl	8007b6c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	69da      	ldr	r2, [r3, #28]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e0c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	69d9      	ldr	r1, [r3, #28]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	021a      	lsls	r2, r3, #8
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3710      	adds	r7, #16
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d101      	bne.n	8006e56 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006e52:	2302      	movs	r3, #2
 8006e54:	e105      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x226>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2202      	movs	r2, #2
 8006e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b14      	cmp	r3, #20
 8006e6a:	f200 80f0 	bhi.w	800704e <HAL_TIM_PWM_ConfigChannel+0x212>
 8006e6e:	a201      	add	r2, pc, #4	; (adr r2, 8006e74 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e74:	08006ec9 	.word	0x08006ec9
 8006e78:	0800704f 	.word	0x0800704f
 8006e7c:	0800704f 	.word	0x0800704f
 8006e80:	0800704f 	.word	0x0800704f
 8006e84:	08006f09 	.word	0x08006f09
 8006e88:	0800704f 	.word	0x0800704f
 8006e8c:	0800704f 	.word	0x0800704f
 8006e90:	0800704f 	.word	0x0800704f
 8006e94:	08006f4b 	.word	0x08006f4b
 8006e98:	0800704f 	.word	0x0800704f
 8006e9c:	0800704f 	.word	0x0800704f
 8006ea0:	0800704f 	.word	0x0800704f
 8006ea4:	08006f8b 	.word	0x08006f8b
 8006ea8:	0800704f 	.word	0x0800704f
 8006eac:	0800704f 	.word	0x0800704f
 8006eb0:	0800704f 	.word	0x0800704f
 8006eb4:	08006fcd 	.word	0x08006fcd
 8006eb8:	0800704f 	.word	0x0800704f
 8006ebc:	0800704f 	.word	0x0800704f
 8006ec0:	0800704f 	.word	0x0800704f
 8006ec4:	0800700d 	.word	0x0800700d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68b9      	ldr	r1, [r7, #8]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fa1a 	bl	8007308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	699a      	ldr	r2, [r3, #24]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f042 0208 	orr.w	r2, r2, #8
 8006ee2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	699a      	ldr	r2, [r3, #24]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0204 	bic.w	r2, r2, #4
 8006ef2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6999      	ldr	r1, [r3, #24]
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	691a      	ldr	r2, [r3, #16]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	619a      	str	r2, [r3, #24]
      break;
 8006f06:	e0a3      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68b9      	ldr	r1, [r7, #8]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fa6c 	bl	80073ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	699a      	ldr	r2, [r3, #24]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	699a      	ldr	r2, [r3, #24]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6999      	ldr	r1, [r3, #24]
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	021a      	lsls	r2, r3, #8
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	430a      	orrs	r2, r1
 8006f46:	619a      	str	r2, [r3, #24]
      break;
 8006f48:	e082      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68b9      	ldr	r1, [r7, #8]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f000 fac3 	bl	80074dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	69da      	ldr	r2, [r3, #28]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f042 0208 	orr.w	r2, r2, #8
 8006f64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69da      	ldr	r2, [r3, #28]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0204 	bic.w	r2, r2, #4
 8006f74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	69d9      	ldr	r1, [r3, #28]
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	691a      	ldr	r2, [r3, #16]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	430a      	orrs	r2, r1
 8006f86:	61da      	str	r2, [r3, #28]
      break;
 8006f88:	e062      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68b9      	ldr	r1, [r7, #8]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 fb19 	bl	80075c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	69da      	ldr	r2, [r3, #28]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fa4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	69da      	ldr	r2, [r3, #28]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69d9      	ldr	r1, [r3, #28]
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	021a      	lsls	r2, r3, #8
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	61da      	str	r2, [r3, #28]
      break;
 8006fca:	e041      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68b9      	ldr	r1, [r7, #8]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 fb50 	bl	8007678 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f042 0208 	orr.w	r2, r2, #8
 8006fe6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0204 	bic.w	r2, r2, #4
 8006ff6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	691a      	ldr	r2, [r3, #16]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800700a:	e021      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	4618      	mov	r0, r3
 8007014:	f000 fb82 	bl	800771c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007026:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007036:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	021a      	lsls	r2, r3, #8
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800704c:	e000      	b.n	8007050 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800704e:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop

0800706c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800707c:	2b01      	cmp	r3, #1
 800707e:	d101      	bne.n	8007084 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007080:	2302      	movs	r3, #2
 8007082:	e031      	b.n	80070e8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007094:	6839      	ldr	r1, [r7, #0]
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 fb94 	bl	80077c4 <TIM_SlaveTimer_SetConfig>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d009      	beq.n	80070b6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e018      	b.n	80070e8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68da      	ldr	r2, [r3, #12]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070c4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68da      	ldr	r2, [r3, #12]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80070d4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3708      	adds	r7, #8
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	2b0c      	cmp	r3, #12
 8007102:	d831      	bhi.n	8007168 <HAL_TIM_ReadCapturedValue+0x78>
 8007104:	a201      	add	r2, pc, #4	; (adr r2, 800710c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710a:	bf00      	nop
 800710c:	08007141 	.word	0x08007141
 8007110:	08007169 	.word	0x08007169
 8007114:	08007169 	.word	0x08007169
 8007118:	08007169 	.word	0x08007169
 800711c:	0800714b 	.word	0x0800714b
 8007120:	08007169 	.word	0x08007169
 8007124:	08007169 	.word	0x08007169
 8007128:	08007169 	.word	0x08007169
 800712c:	08007155 	.word	0x08007155
 8007130:	08007169 	.word	0x08007169
 8007134:	08007169 	.word	0x08007169
 8007138:	08007169 	.word	0x08007169
 800713c:	0800715f 	.word	0x0800715f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007146:	60fb      	str	r3, [r7, #12]

      break;
 8007148:	e00f      	b.n	800716a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007150:	60fb      	str	r3, [r7, #12]

      break;
 8007152:	e00a      	b.n	800716a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715a:	60fb      	str	r3, [r7, #12]

      break;
 800715c:	e005      	b.n	800716a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007164:	60fb      	str	r3, [r7, #12]

      break;
 8007166:	e000      	b.n	800716a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007168:	bf00      	nop
  }

  return tmpreg;
 800716a:	68fb      	ldr	r3, [r7, #12]
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a40      	ldr	r2, [pc, #256]	; (80072dc <TIM_Base_SetConfig+0x114>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d013      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071e6:	d00f      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a3d      	ldr	r2, [pc, #244]	; (80072e0 <TIM_Base_SetConfig+0x118>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d00b      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a3c      	ldr	r2, [pc, #240]	; (80072e4 <TIM_Base_SetConfig+0x11c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d007      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a3b      	ldr	r2, [pc, #236]	; (80072e8 <TIM_Base_SetConfig+0x120>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d003      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a3a      	ldr	r2, [pc, #232]	; (80072ec <TIM_Base_SetConfig+0x124>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d108      	bne.n	800721a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800720e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a2f      	ldr	r2, [pc, #188]	; (80072dc <TIM_Base_SetConfig+0x114>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d02b      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007228:	d027      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a2c      	ldr	r2, [pc, #176]	; (80072e0 <TIM_Base_SetConfig+0x118>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d023      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a2b      	ldr	r2, [pc, #172]	; (80072e4 <TIM_Base_SetConfig+0x11c>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d01f      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a2a      	ldr	r2, [pc, #168]	; (80072e8 <TIM_Base_SetConfig+0x120>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d01b      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a29      	ldr	r2, [pc, #164]	; (80072ec <TIM_Base_SetConfig+0x124>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d017      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a28      	ldr	r2, [pc, #160]	; (80072f0 <TIM_Base_SetConfig+0x128>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d013      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a27      	ldr	r2, [pc, #156]	; (80072f4 <TIM_Base_SetConfig+0x12c>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00f      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a26      	ldr	r2, [pc, #152]	; (80072f8 <TIM_Base_SetConfig+0x130>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d00b      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a25      	ldr	r2, [pc, #148]	; (80072fc <TIM_Base_SetConfig+0x134>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d007      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a24      	ldr	r2, [pc, #144]	; (8007300 <TIM_Base_SetConfig+0x138>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d003      	beq.n	800727a <TIM_Base_SetConfig+0xb2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a23      	ldr	r2, [pc, #140]	; (8007304 <TIM_Base_SetConfig+0x13c>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d108      	bne.n	800728c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	4313      	orrs	r3, r2
 8007298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	689a      	ldr	r2, [r3, #8]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a0a      	ldr	r2, [pc, #40]	; (80072dc <TIM_Base_SetConfig+0x114>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d003      	beq.n	80072c0 <TIM_Base_SetConfig+0xf8>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a0c      	ldr	r2, [pc, #48]	; (80072ec <TIM_Base_SetConfig+0x124>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d103      	bne.n	80072c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	691a      	ldr	r2, [r3, #16]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	615a      	str	r2, [r3, #20]
}
 80072ce:	bf00      	nop
 80072d0:	3714      	adds	r7, #20
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	40010000 	.word	0x40010000
 80072e0:	40000400 	.word	0x40000400
 80072e4:	40000800 	.word	0x40000800
 80072e8:	40000c00 	.word	0x40000c00
 80072ec:	40010400 	.word	0x40010400
 80072f0:	40014000 	.word	0x40014000
 80072f4:	40014400 	.word	0x40014400
 80072f8:	40014800 	.word	0x40014800
 80072fc:	40001800 	.word	0x40001800
 8007300:	40001c00 	.word	0x40001c00
 8007304:	40002000 	.word	0x40002000

08007308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	f023 0201 	bic.w	r2, r3, #1
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	4b2b      	ldr	r3, [pc, #172]	; (80073e0 <TIM_OC1_SetConfig+0xd8>)
 8007334:	4013      	ands	r3, r2
 8007336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f023 0303 	bic.w	r3, r3, #3
 800733e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	4313      	orrs	r3, r2
 8007348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f023 0302 	bic.w	r3, r3, #2
 8007350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	4313      	orrs	r3, r2
 800735a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a21      	ldr	r2, [pc, #132]	; (80073e4 <TIM_OC1_SetConfig+0xdc>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d003      	beq.n	800736c <TIM_OC1_SetConfig+0x64>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a20      	ldr	r2, [pc, #128]	; (80073e8 <TIM_OC1_SetConfig+0xe0>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d10c      	bne.n	8007386 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f023 0308 	bic.w	r3, r3, #8
 8007372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	697a      	ldr	r2, [r7, #20]
 800737a:	4313      	orrs	r3, r2
 800737c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f023 0304 	bic.w	r3, r3, #4
 8007384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a16      	ldr	r2, [pc, #88]	; (80073e4 <TIM_OC1_SetConfig+0xdc>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d003      	beq.n	8007396 <TIM_OC1_SetConfig+0x8e>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a15      	ldr	r2, [pc, #84]	; (80073e8 <TIM_OC1_SetConfig+0xe0>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d111      	bne.n	80073ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800739c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	693a      	ldr	r2, [r7, #16]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	621a      	str	r2, [r3, #32]
}
 80073d4:	bf00      	nop
 80073d6:	371c      	adds	r7, #28
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	fffeff8f 	.word	0xfffeff8f
 80073e4:	40010000 	.word	0x40010000
 80073e8:	40010400 	.word	0x40010400

080073ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b087      	sub	sp, #28
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	f023 0210 	bic.w	r2, r3, #16
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a1b      	ldr	r3, [r3, #32]
 8007406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	4b2e      	ldr	r3, [pc, #184]	; (80074d0 <TIM_OC2_SetConfig+0xe4>)
 8007418:	4013      	ands	r3, r2
 800741a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	021b      	lsls	r3, r3, #8
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	4313      	orrs	r3, r2
 800742e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	f023 0320 	bic.w	r3, r3, #32
 8007436:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	011b      	lsls	r3, r3, #4
 800743e:	697a      	ldr	r2, [r7, #20]
 8007440:	4313      	orrs	r3, r2
 8007442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a23      	ldr	r2, [pc, #140]	; (80074d4 <TIM_OC2_SetConfig+0xe8>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d003      	beq.n	8007454 <TIM_OC2_SetConfig+0x68>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a22      	ldr	r2, [pc, #136]	; (80074d8 <TIM_OC2_SetConfig+0xec>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d10d      	bne.n	8007470 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800745a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	011b      	lsls	r3, r3, #4
 8007462:	697a      	ldr	r2, [r7, #20]
 8007464:	4313      	orrs	r3, r2
 8007466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800746e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a18      	ldr	r2, [pc, #96]	; (80074d4 <TIM_OC2_SetConfig+0xe8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d003      	beq.n	8007480 <TIM_OC2_SetConfig+0x94>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a17      	ldr	r2, [pc, #92]	; (80074d8 <TIM_OC2_SetConfig+0xec>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d113      	bne.n	80074a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800748e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	695b      	ldr	r3, [r3, #20]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	4313      	orrs	r3, r2
 800749a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	693a      	ldr	r2, [r7, #16]
 80074ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	621a      	str	r2, [r3, #32]
}
 80074c2:	bf00      	nop
 80074c4:	371c      	adds	r7, #28
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	feff8fff 	.word	0xfeff8fff
 80074d4:	40010000 	.word	0x40010000
 80074d8:	40010400 	.word	0x40010400

080074dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074dc:	b480      	push	{r7}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a1b      	ldr	r3, [r3, #32]
 80074ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
 80074f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	69db      	ldr	r3, [r3, #28]
 8007502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	4b2d      	ldr	r3, [pc, #180]	; (80075bc <TIM_OC3_SetConfig+0xe0>)
 8007508:	4013      	ands	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0303 	bic.w	r3, r3, #3
 8007512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	4313      	orrs	r3, r2
 800751c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	021b      	lsls	r3, r3, #8
 800752c:	697a      	ldr	r2, [r7, #20]
 800752e:	4313      	orrs	r3, r2
 8007530:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a22      	ldr	r2, [pc, #136]	; (80075c0 <TIM_OC3_SetConfig+0xe4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d003      	beq.n	8007542 <TIM_OC3_SetConfig+0x66>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a21      	ldr	r2, [pc, #132]	; (80075c4 <TIM_OC3_SetConfig+0xe8>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d10d      	bne.n	800755e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007548:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800755c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a17      	ldr	r2, [pc, #92]	; (80075c0 <TIM_OC3_SetConfig+0xe4>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d003      	beq.n	800756e <TIM_OC3_SetConfig+0x92>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a16      	ldr	r2, [pc, #88]	; (80075c4 <TIM_OC3_SetConfig+0xe8>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d113      	bne.n	8007596 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800757c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	011b      	lsls	r3, r3, #4
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	4313      	orrs	r3, r2
 8007588:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	011b      	lsls	r3, r3, #4
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	697a      	ldr	r2, [r7, #20]
 80075ae:	621a      	str	r2, [r3, #32]
}
 80075b0:	bf00      	nop
 80075b2:	371c      	adds	r7, #28
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr
 80075bc:	fffeff8f 	.word	0xfffeff8f
 80075c0:	40010000 	.word	0x40010000
 80075c4:	40010400 	.word	0x40010400

080075c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b087      	sub	sp, #28
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a1b      	ldr	r3, [r3, #32]
 80075d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a1b      	ldr	r3, [r3, #32]
 80075e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	4b1e      	ldr	r3, [pc, #120]	; (800766c <TIM_OC4_SetConfig+0xa4>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	021b      	lsls	r3, r3, #8
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	4313      	orrs	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007612:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	031b      	lsls	r3, r3, #12
 800761a:	693a      	ldr	r2, [r7, #16]
 800761c:	4313      	orrs	r3, r2
 800761e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a13      	ldr	r2, [pc, #76]	; (8007670 <TIM_OC4_SetConfig+0xa8>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d003      	beq.n	8007630 <TIM_OC4_SetConfig+0x68>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a12      	ldr	r2, [pc, #72]	; (8007674 <TIM_OC4_SetConfig+0xac>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d109      	bne.n	8007644 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007636:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	695b      	ldr	r3, [r3, #20]
 800763c:	019b      	lsls	r3, r3, #6
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	4313      	orrs	r3, r2
 8007642:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68fa      	ldr	r2, [r7, #12]
 800764e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	685a      	ldr	r2, [r3, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	621a      	str	r2, [r3, #32]
}
 800765e:	bf00      	nop
 8007660:	371c      	adds	r7, #28
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	feff8fff 	.word	0xfeff8fff
 8007670:	40010000 	.word	0x40010000
 8007674:	40010400 	.word	0x40010400

08007678 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800769e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	4b1b      	ldr	r3, [pc, #108]	; (8007710 <TIM_OC5_SetConfig+0x98>)
 80076a4:	4013      	ands	r3, r2
 80076a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80076b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	041b      	lsls	r3, r3, #16
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a12      	ldr	r2, [pc, #72]	; (8007714 <TIM_OC5_SetConfig+0x9c>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d003      	beq.n	80076d6 <TIM_OC5_SetConfig+0x5e>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a11      	ldr	r2, [pc, #68]	; (8007718 <TIM_OC5_SetConfig+0xa0>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d109      	bne.n	80076ea <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	021b      	lsls	r3, r3, #8
 80076e4:	697a      	ldr	r2, [r7, #20]
 80076e6:	4313      	orrs	r3, r2
 80076e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	621a      	str	r2, [r3, #32]
}
 8007704:	bf00      	nop
 8007706:	371c      	adds	r7, #28
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr
 8007710:	fffeff8f 	.word	0xfffeff8f
 8007714:	40010000 	.word	0x40010000
 8007718:	40010400 	.word	0x40010400

0800771c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800771c:	b480      	push	{r7}
 800771e:	b087      	sub	sp, #28
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	4b1c      	ldr	r3, [pc, #112]	; (80077b8 <TIM_OC6_SetConfig+0x9c>)
 8007748:	4013      	ands	r3, r2
 800774a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	021b      	lsls	r3, r3, #8
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800775e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	051b      	lsls	r3, r3, #20
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	4313      	orrs	r3, r2
 800776a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a13      	ldr	r2, [pc, #76]	; (80077bc <TIM_OC6_SetConfig+0xa0>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d003      	beq.n	800777c <TIM_OC6_SetConfig+0x60>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a12      	ldr	r2, [pc, #72]	; (80077c0 <TIM_OC6_SetConfig+0xa4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d109      	bne.n	8007790 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007782:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	029b      	lsls	r3, r3, #10
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	4313      	orrs	r3, r2
 800778e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	621a      	str	r2, [r3, #32]
}
 80077aa:	bf00      	nop
 80077ac:	371c      	adds	r7, #28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	feff8fff 	.word	0xfeff8fff
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40010400 	.word	0x40010400

080077c4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077dc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80077e8:	697a      	ldr	r2, [r7, #20]
 80077ea:	4b39      	ldr	r3, [pc, #228]	; (80078d0 <TIM_SlaveTimer_SetConfig+0x10c>)
 80077ec:	4013      	ands	r3, r2
 80077ee:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	2b30      	cmp	r3, #48	; 0x30
 8007808:	d05c      	beq.n	80078c4 <TIM_SlaveTimer_SetConfig+0x100>
 800780a:	2b30      	cmp	r3, #48	; 0x30
 800780c:	d806      	bhi.n	800781c <TIM_SlaveTimer_SetConfig+0x58>
 800780e:	2b10      	cmp	r3, #16
 8007810:	d058      	beq.n	80078c4 <TIM_SlaveTimer_SetConfig+0x100>
 8007812:	2b20      	cmp	r3, #32
 8007814:	d056      	beq.n	80078c4 <TIM_SlaveTimer_SetConfig+0x100>
 8007816:	2b00      	cmp	r3, #0
 8007818:	d054      	beq.n	80078c4 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800781a:	e054      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800781c:	2b50      	cmp	r3, #80	; 0x50
 800781e:	d03d      	beq.n	800789c <TIM_SlaveTimer_SetConfig+0xd8>
 8007820:	2b50      	cmp	r3, #80	; 0x50
 8007822:	d802      	bhi.n	800782a <TIM_SlaveTimer_SetConfig+0x66>
 8007824:	2b40      	cmp	r3, #64	; 0x40
 8007826:	d010      	beq.n	800784a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007828:	e04d      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800782a:	2b60      	cmp	r3, #96	; 0x60
 800782c:	d040      	beq.n	80078b0 <TIM_SlaveTimer_SetConfig+0xec>
 800782e:	2b70      	cmp	r3, #112	; 0x70
 8007830:	d000      	beq.n	8007834 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8007832:	e048      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6818      	ldr	r0, [r3, #0]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	68d9      	ldr	r1, [r3, #12]
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	f000 f9cf 	bl	8007be6 <TIM_ETR_SetConfig>
      break;
 8007848:	e03d      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b05      	cmp	r3, #5
 8007850:	d101      	bne.n	8007856 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e038      	b.n	80078c8 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	6a1b      	ldr	r3, [r3, #32]
 800785c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	6a1a      	ldr	r2, [r3, #32]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0201 	bic.w	r2, r2, #1
 800786c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	4313      	orrs	r3, r2
 8007888:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	621a      	str	r2, [r3, #32]
      break;
 800789a:	e014      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6899      	ldr	r1, [r3, #8]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	461a      	mov	r2, r3
 80078aa:	f000 f887 	bl	80079bc <TIM_TI1_ConfigInputStage>
      break;
 80078ae:	e00a      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6818      	ldr	r0, [r3, #0]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	6899      	ldr	r1, [r3, #8]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	461a      	mov	r2, r3
 80078be:	f000 f8e9 	bl	8007a94 <TIM_TI2_ConfigInputStage>
      break;
 80078c2:	e000      	b.n	80078c6 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 80078c4:	bf00      	nop
  }
  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3718      	adds	r7, #24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	fffefff8 	.word	0xfffefff8

080078d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b087      	sub	sp, #28
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	f023 0201 	bic.w	r2, r3, #1
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	4a28      	ldr	r2, [pc, #160]	; (80079a0 <TIM_TI1_SetConfig+0xcc>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d01b      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007908:	d017      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4a25      	ldr	r2, [pc, #148]	; (80079a4 <TIM_TI1_SetConfig+0xd0>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d013      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	4a24      	ldr	r2, [pc, #144]	; (80079a8 <TIM_TI1_SetConfig+0xd4>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d00f      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	4a23      	ldr	r2, [pc, #140]	; (80079ac <TIM_TI1_SetConfig+0xd8>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d00b      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4a22      	ldr	r2, [pc, #136]	; (80079b0 <TIM_TI1_SetConfig+0xdc>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d007      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	4a21      	ldr	r2, [pc, #132]	; (80079b4 <TIM_TI1_SetConfig+0xe0>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d003      	beq.n	800793a <TIM_TI1_SetConfig+0x66>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	4a20      	ldr	r2, [pc, #128]	; (80079b8 <TIM_TI1_SetConfig+0xe4>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d101      	bne.n	800793e <TIM_TI1_SetConfig+0x6a>
 800793a:	2301      	movs	r3, #1
 800793c:	e000      	b.n	8007940 <TIM_TI1_SetConfig+0x6c>
 800793e:	2300      	movs	r3, #0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f023 0303 	bic.w	r3, r3, #3
 800794a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4313      	orrs	r3, r2
 8007952:	617b      	str	r3, [r7, #20]
 8007954:	e003      	b.n	800795e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f043 0301 	orr.w	r3, r3, #1
 800795c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007964:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	011b      	lsls	r3, r3, #4
 800796a:	b2db      	uxtb	r3, r3
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	f023 030a 	bic.w	r3, r3, #10
 8007978:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	f003 030a 	and.w	r3, r3, #10
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4313      	orrs	r3, r2
 8007984:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	621a      	str	r2, [r3, #32]
}
 8007992:	bf00      	nop
 8007994:	371c      	adds	r7, #28
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	40010000 	.word	0x40010000
 80079a4:	40000400 	.word	0x40000400
 80079a8:	40000800 	.word	0x40000800
 80079ac:	40000c00 	.word	0x40000c00
 80079b0:	40010400 	.word	0x40010400
 80079b4:	40014000 	.word	0x40014000
 80079b8:	40001800 	.word	0x40001800

080079bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	f023 0201 	bic.w	r2, r3, #1
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	011b      	lsls	r3, r3, #4
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f023 030a 	bic.w	r3, r3, #10
 80079f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079fa:	697a      	ldr	r2, [r7, #20]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	621a      	str	r2, [r3, #32]
}
 8007a0e:	bf00      	nop
 8007a10:	371c      	adds	r7, #28
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr

08007a1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b087      	sub	sp, #28
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	60f8      	str	r0, [r7, #12]
 8007a22:	60b9      	str	r1, [r7, #8]
 8007a24:	607a      	str	r2, [r7, #4]
 8007a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	f023 0210 	bic.w	r2, r3, #16
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	021b      	lsls	r3, r3, #8
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	031b      	lsls	r3, r3, #12
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a6c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007a76:	693a      	ldr	r2, [r7, #16]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	621a      	str	r2, [r3, #32]
}
 8007a88:	bf00      	nop
 8007a8a:	371c      	adds	r7, #28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	f023 0210 	bic.w	r2, r3, #16
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007abe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	031b      	lsls	r3, r3, #12
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ad0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	011b      	lsls	r3, r3, #4
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	697a      	ldr	r2, [r7, #20]
 8007ae0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	621a      	str	r2, [r3, #32]
}
 8007ae8:	bf00      	nop
 8007aea:	371c      	adds	r7, #28
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	69db      	ldr	r3, [r3, #28]
 8007b12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a1b      	ldr	r3, [r3, #32]
 8007b18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f023 0303 	bic.w	r3, r3, #3
 8007b20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	011b      	lsls	r3, r3, #4
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007b44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	021b      	lsls	r3, r3, #8
 8007b4a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	621a      	str	r2, [r3, #32]
}
 8007b60:	bf00      	nop
 8007b62:	371c      	adds	r7, #28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
 8007b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6a1b      	ldr	r3, [r3, #32]
 8007b7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	69db      	ldr	r3, [r3, #28]
 8007b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6a1b      	ldr	r3, [r3, #32]
 8007b90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	021b      	lsls	r3, r3, #8
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007baa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	031b      	lsls	r3, r3, #12
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007bbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	031b      	lsls	r3, r3, #12
 8007bc4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	621a      	str	r2, [r3, #32]
}
 8007bda:	bf00      	nop
 8007bdc:	371c      	adds	r7, #28
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007be6:	b480      	push	{r7}
 8007be8:	b087      	sub	sp, #28
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	60f8      	str	r0, [r7, #12]
 8007bee:	60b9      	str	r1, [r7, #8]
 8007bf0:	607a      	str	r2, [r7, #4]
 8007bf2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	021a      	lsls	r2, r3, #8
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	609a      	str	r2, [r3, #8]
}
 8007c1a:	bf00      	nop
 8007c1c:	371c      	adds	r7, #28
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b087      	sub	sp, #28
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	f003 031f 	and.w	r3, r3, #31
 8007c38:	2201      	movs	r2, #1
 8007c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6a1a      	ldr	r2, [r3, #32]
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	43db      	mvns	r3, r3
 8007c48:	401a      	ands	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a1a      	ldr	r2, [r3, #32]
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	f003 031f 	and.w	r3, r3, #31
 8007c58:	6879      	ldr	r1, [r7, #4]
 8007c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5e:	431a      	orrs	r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	621a      	str	r2, [r3, #32]
}
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c84:	2302      	movs	r3, #2
 8007c86:	e06d      	b.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a30      	ldr	r2, [pc, #192]	; (8007d70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d004      	beq.n	8007cbc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a2f      	ldr	r2, [pc, #188]	; (8007d74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d108      	bne.n	8007cce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007cc2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cd4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a20      	ldr	r2, [pc, #128]	; (8007d70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d022      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cfa:	d01d      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a1d      	ldr	r2, [pc, #116]	; (8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d018      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a1c      	ldr	r2, [pc, #112]	; (8007d7c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d013      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a1a      	ldr	r2, [pc, #104]	; (8007d80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d00e      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a15      	ldr	r2, [pc, #84]	; (8007d74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d009      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a16      	ldr	r2, [pc, #88]	; (8007d84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d004      	beq.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a15      	ldr	r2, [pc, #84]	; (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d10c      	bne.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	68ba      	ldr	r2, [r7, #8]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3714      	adds	r7, #20
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr
 8007d70:	40010000 	.word	0x40010000
 8007d74:	40010400 	.word	0x40010400
 8007d78:	40000400 	.word	0x40000400
 8007d7c:	40000800 	.word	0x40000800
 8007d80:	40000c00 	.word	0x40000c00
 8007d84:	40014000 	.word	0x40014000
 8007d88:	40001800 	.word	0x40001800

08007d8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e040      	b.n	8007e5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d106      	bne.n	8007df0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f7fa fdb4 	bl	8002958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2224      	movs	r2, #36	; 0x24
 8007df4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f022 0201 	bic.w	r2, r2, #1
 8007e04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 fa70 	bl	80082ec <UART_SetConfig>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d101      	bne.n	8007e16 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e022      	b.n	8007e5c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d002      	beq.n	8007e24 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 fd0e 	bl	8008840 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689a      	ldr	r2, [r3, #8]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f042 0201 	orr.w	r2, r2, #1
 8007e52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 fd95 	bl	8008984 <UART_CheckIdleState>
 8007e5a:	4603      	mov	r3, r0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3708      	adds	r7, #8
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e76:	2b20      	cmp	r3, #32
 8007e78:	d144      	bne.n	8007f04 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d002      	beq.n	8007e86 <HAL_UART_Transmit_IT+0x22>
 8007e80:	88fb      	ldrh	r3, [r7, #6]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e03d      	b.n	8007f06 <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_UART_Transmit_IT+0x34>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e036      	b.n	8007f06 <HAL_UART_Transmit_IT+0xa2>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	88fa      	ldrh	r2, [r7, #6]
 8007eaa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	88fa      	ldrh	r2, [r7, #6]
 8007eb2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2221      	movs	r2, #33	; 0x21
 8007ec6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ed0:	d107      	bne.n	8007ee2 <HAL_UART_Transmit_IT+0x7e>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d103      	bne.n	8007ee2 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	4a0d      	ldr	r2, [pc, #52]	; (8007f14 <HAL_UART_Transmit_IT+0xb0>)
 8007ede:	665a      	str	r2, [r3, #100]	; 0x64
 8007ee0:	e002      	b.n	8007ee8 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	4a0c      	ldr	r2, [pc, #48]	; (8007f18 <HAL_UART_Transmit_IT+0xb4>)
 8007ee6:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007efe:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	e000      	b.n	8007f06 <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8007f04:	2302      	movs	r3, #2
  }
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3714      	adds	r7, #20
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	08008bb7 	.word	0x08008bb7
 8007f18:	08008b45 	.word	0x08008b45

08007f1c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	4613      	mov	r3, r2
 8007f28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f2e:	2b20      	cmp	r3, #32
 8007f30:	f040 808a 	bne.w	8008048 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d002      	beq.n	8007f40 <HAL_UART_Receive_IT+0x24>
 8007f3a:	88fb      	ldrh	r3, [r7, #6]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	e082      	b.n	800804a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d101      	bne.n	8007f52 <HAL_UART_Receive_IT+0x36>
 8007f4e:	2302      	movs	r3, #2
 8007f50:	e07b      	b.n	800804a <HAL_UART_Receive_IT+0x12e>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	88fa      	ldrh	r2, [r7, #6]
 8007f64:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	88fa      	ldrh	r2, [r7, #6]
 8007f6c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f7e:	d10e      	bne.n	8007f9e <HAL_UART_Receive_IT+0x82>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	691b      	ldr	r3, [r3, #16]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d105      	bne.n	8007f94 <HAL_UART_Receive_IT+0x78>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007f8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f92:	e02d      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	22ff      	movs	r2, #255	; 0xff
 8007f98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f9c:	e028      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10d      	bne.n	8007fc2 <HAL_UART_Receive_IT+0xa6>
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d104      	bne.n	8007fb8 <HAL_UART_Receive_IT+0x9c>
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	22ff      	movs	r2, #255	; 0xff
 8007fb2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fb6:	e01b      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	227f      	movs	r2, #127	; 0x7f
 8007fbc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fc0:	e016      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007fca:	d10d      	bne.n	8007fe8 <HAL_UART_Receive_IT+0xcc>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d104      	bne.n	8007fde <HAL_UART_Receive_IT+0xc2>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	227f      	movs	r2, #127	; 0x7f
 8007fd8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fdc:	e008      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	223f      	movs	r2, #63	; 0x3f
 8007fe2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fe6:	e003      	b.n	8007ff0 <HAL_UART_Receive_IT+0xd4>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2222      	movs	r2, #34	; 0x22
 8007ffa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	689a      	ldr	r2, [r3, #8]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f042 0201 	orr.w	r2, r2, #1
 800800a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008014:	d107      	bne.n	8008026 <HAL_UART_Receive_IT+0x10a>
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d103      	bne.n	8008026 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	4a0d      	ldr	r2, [pc, #52]	; (8008058 <HAL_UART_Receive_IT+0x13c>)
 8008022:	661a      	str	r2, [r3, #96]	; 0x60
 8008024:	e002      	b.n	800802c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4a0c      	ldr	r2, [pc, #48]	; (800805c <HAL_UART_Receive_IT+0x140>)
 800802a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2200      	movs	r2, #0
 8008030:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008042:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	e000      	b.n	800804a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8008048:	2302      	movs	r3, #2
  }
}
 800804a:	4618      	mov	r0, r3
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	08008d0b 	.word	0x08008d0b
 800805c:	08008c65 	.word	0x08008c65

08008060 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	69db      	ldr	r3, [r3, #28]
 800806e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008080:	69fa      	ldr	r2, [r7, #28]
 8008082:	f640 030f 	movw	r3, #2063	; 0x80f
 8008086:	4013      	ands	r3, r2
 8008088:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d113      	bne.n	80080b8 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00e      	beq.n	80080b8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d009      	beq.n	80080b8 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 8100 	beq.w	80082ae <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	4798      	blx	r3
      }
      return;
 80080b6:	e0fa      	b.n	80082ae <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 80d5 	beq.w	800826a <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d105      	bne.n	80080d6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f000 80ca 	beq.w	800826a <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	f003 0301 	and.w	r3, r3, #1
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00e      	beq.n	80080fe <HAL_UART_IRQHandler+0x9e>
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d009      	beq.n	80080fe <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2201      	movs	r2, #1
 80080f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080f6:	f043 0201 	orr.w	r2, r3, #1
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	f003 0302 	and.w	r3, r3, #2
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00e      	beq.n	8008126 <HAL_UART_IRQHandler+0xc6>
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d009      	beq.n	8008126 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	2202      	movs	r2, #2
 8008118:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800811e:	f043 0204 	orr.w	r2, r3, #4
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00e      	beq.n	800814e <HAL_UART_IRQHandler+0xee>
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	d009      	beq.n	800814e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2204      	movs	r2, #4
 8008140:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008146:	f043 0202 	orr.w	r2, r3, #2
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	f003 0308 	and.w	r3, r3, #8
 8008154:	2b00      	cmp	r3, #0
 8008156:	d013      	beq.n	8008180 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	f003 0320 	and.w	r3, r3, #32
 800815e:	2b00      	cmp	r3, #0
 8008160:	d104      	bne.n	800816c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008168:	2b00      	cmp	r3, #0
 800816a:	d009      	beq.n	8008180 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2208      	movs	r2, #8
 8008172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008178:	f043 0208 	orr.w	r2, r3, #8
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00f      	beq.n	80081aa <HAL_UART_IRQHandler+0x14a>
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00a      	beq.n	80081aa <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800819c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081a2:	f043 0220 	orr.w	r2, r3, #32
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d07f      	beq.n	80082b2 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	f003 0320 	and.w	r3, r3, #32
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00c      	beq.n	80081d6 <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	f003 0320 	and.w	r3, r3, #32
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d007      	beq.n	80081d6 <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d003      	beq.n	80081d6 <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081da:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e6:	2b40      	cmp	r3, #64	; 0x40
 80081e8:	d004      	beq.n	80081f4 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d031      	beq.n	8008258 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fc6f 	bl	8008ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008204:	2b40      	cmp	r3, #64	; 0x40
 8008206:	d123      	bne.n	8008250 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	689a      	ldr	r2, [r3, #8]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008216:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d013      	beq.n	8008248 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008224:	4a26      	ldr	r2, [pc, #152]	; (80082c0 <HAL_UART_IRQHandler+0x260>)
 8008226:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800822c:	4618      	mov	r0, r3
 800822e:	f7fb f9eb 	bl	8003608 <HAL_DMA_Abort_IT>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d016      	beq.n	8008266 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800823c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008242:	4610      	mov	r0, r2
 8008244:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008246:	e00e      	b.n	8008266 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f845 	bl	80082d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824e:	e00a      	b.n	8008266 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f841 	bl	80082d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008256:	e006      	b.n	8008266 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 f83d 	bl	80082d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008264:	e025      	b.n	80082b2 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008266:	bf00      	nop
    return;
 8008268:	e023      	b.n	80082b2 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00d      	beq.n	8008290 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800827a:	2b00      	cmp	r3, #0
 800827c:	d008      	beq.n	8008290 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008282:	2b00      	cmp	r3, #0
 8008284:	d017      	beq.n	80082b6 <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	4798      	blx	r3
    }
    return;
 800828e:	e012      	b.n	80082b6 <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00e      	beq.n	80082b8 <HAL_UART_IRQHandler+0x258>
 800829a:	69bb      	ldr	r3, [r7, #24]
 800829c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d009      	beq.n	80082b8 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 fcc4 	bl	8008c32 <UART_EndTransmit_IT>
    return;
 80082aa:	bf00      	nop
 80082ac:	e004      	b.n	80082b8 <HAL_UART_IRQHandler+0x258>
      return;
 80082ae:	bf00      	nop
 80082b0:	e002      	b.n	80082b8 <HAL_UART_IRQHandler+0x258>
    return;
 80082b2:	bf00      	nop
 80082b4:	e000      	b.n	80082b8 <HAL_UART_IRQHandler+0x258>
    return;
 80082b6:	bf00      	nop
  }

}
 80082b8:	3720      	adds	r7, #32
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	08008b19 	.word	0x08008b19

080082c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80082cc:	bf00      	nop
 80082ce:	370c      	adds	r7, #12
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80082f4:	2300      	movs	r3, #0
 80082f6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	691b      	ldr	r3, [r3, #16]
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	69db      	ldr	r3, [r3, #28]
 8008310:	4313      	orrs	r3, r2
 8008312:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	4bb1      	ldr	r3, [pc, #708]	; (80085e0 <UART_SetConfig+0x2f4>)
 800831c:	4013      	ands	r3, r2
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	6812      	ldr	r2, [r2, #0]
 8008322:	6939      	ldr	r1, [r7, #16]
 8008324:	430b      	orrs	r3, r1
 8008326:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a1b      	ldr	r3, [r3, #32]
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	4313      	orrs	r3, r2
 800834c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	430a      	orrs	r2, r1
 8008360:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a9f      	ldr	r2, [pc, #636]	; (80085e4 <UART_SetConfig+0x2f8>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d121      	bne.n	80083b0 <UART_SetConfig+0xc4>
 800836c:	4b9e      	ldr	r3, [pc, #632]	; (80085e8 <UART_SetConfig+0x2fc>)
 800836e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008372:	f003 0303 	and.w	r3, r3, #3
 8008376:	2b03      	cmp	r3, #3
 8008378:	d816      	bhi.n	80083a8 <UART_SetConfig+0xbc>
 800837a:	a201      	add	r2, pc, #4	; (adr r2, 8008380 <UART_SetConfig+0x94>)
 800837c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008380:	08008391 	.word	0x08008391
 8008384:	0800839d 	.word	0x0800839d
 8008388:	08008397 	.word	0x08008397
 800838c:	080083a3 	.word	0x080083a3
 8008390:	2301      	movs	r3, #1
 8008392:	77fb      	strb	r3, [r7, #31]
 8008394:	e151      	b.n	800863a <UART_SetConfig+0x34e>
 8008396:	2302      	movs	r3, #2
 8008398:	77fb      	strb	r3, [r7, #31]
 800839a:	e14e      	b.n	800863a <UART_SetConfig+0x34e>
 800839c:	2304      	movs	r3, #4
 800839e:	77fb      	strb	r3, [r7, #31]
 80083a0:	e14b      	b.n	800863a <UART_SetConfig+0x34e>
 80083a2:	2308      	movs	r3, #8
 80083a4:	77fb      	strb	r3, [r7, #31]
 80083a6:	e148      	b.n	800863a <UART_SetConfig+0x34e>
 80083a8:	2310      	movs	r3, #16
 80083aa:	77fb      	strb	r3, [r7, #31]
 80083ac:	bf00      	nop
 80083ae:	e144      	b.n	800863a <UART_SetConfig+0x34e>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a8d      	ldr	r2, [pc, #564]	; (80085ec <UART_SetConfig+0x300>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d134      	bne.n	8008424 <UART_SetConfig+0x138>
 80083ba:	4b8b      	ldr	r3, [pc, #556]	; (80085e8 <UART_SetConfig+0x2fc>)
 80083bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083c0:	f003 030c 	and.w	r3, r3, #12
 80083c4:	2b0c      	cmp	r3, #12
 80083c6:	d829      	bhi.n	800841c <UART_SetConfig+0x130>
 80083c8:	a201      	add	r2, pc, #4	; (adr r2, 80083d0 <UART_SetConfig+0xe4>)
 80083ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ce:	bf00      	nop
 80083d0:	08008405 	.word	0x08008405
 80083d4:	0800841d 	.word	0x0800841d
 80083d8:	0800841d 	.word	0x0800841d
 80083dc:	0800841d 	.word	0x0800841d
 80083e0:	08008411 	.word	0x08008411
 80083e4:	0800841d 	.word	0x0800841d
 80083e8:	0800841d 	.word	0x0800841d
 80083ec:	0800841d 	.word	0x0800841d
 80083f0:	0800840b 	.word	0x0800840b
 80083f4:	0800841d 	.word	0x0800841d
 80083f8:	0800841d 	.word	0x0800841d
 80083fc:	0800841d 	.word	0x0800841d
 8008400:	08008417 	.word	0x08008417
 8008404:	2300      	movs	r3, #0
 8008406:	77fb      	strb	r3, [r7, #31]
 8008408:	e117      	b.n	800863a <UART_SetConfig+0x34e>
 800840a:	2302      	movs	r3, #2
 800840c:	77fb      	strb	r3, [r7, #31]
 800840e:	e114      	b.n	800863a <UART_SetConfig+0x34e>
 8008410:	2304      	movs	r3, #4
 8008412:	77fb      	strb	r3, [r7, #31]
 8008414:	e111      	b.n	800863a <UART_SetConfig+0x34e>
 8008416:	2308      	movs	r3, #8
 8008418:	77fb      	strb	r3, [r7, #31]
 800841a:	e10e      	b.n	800863a <UART_SetConfig+0x34e>
 800841c:	2310      	movs	r3, #16
 800841e:	77fb      	strb	r3, [r7, #31]
 8008420:	bf00      	nop
 8008422:	e10a      	b.n	800863a <UART_SetConfig+0x34e>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a71      	ldr	r2, [pc, #452]	; (80085f0 <UART_SetConfig+0x304>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d120      	bne.n	8008470 <UART_SetConfig+0x184>
 800842e:	4b6e      	ldr	r3, [pc, #440]	; (80085e8 <UART_SetConfig+0x2fc>)
 8008430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008434:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008438:	2b10      	cmp	r3, #16
 800843a:	d00f      	beq.n	800845c <UART_SetConfig+0x170>
 800843c:	2b10      	cmp	r3, #16
 800843e:	d802      	bhi.n	8008446 <UART_SetConfig+0x15a>
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <UART_SetConfig+0x164>
 8008444:	e010      	b.n	8008468 <UART_SetConfig+0x17c>
 8008446:	2b20      	cmp	r3, #32
 8008448:	d005      	beq.n	8008456 <UART_SetConfig+0x16a>
 800844a:	2b30      	cmp	r3, #48	; 0x30
 800844c:	d009      	beq.n	8008462 <UART_SetConfig+0x176>
 800844e:	e00b      	b.n	8008468 <UART_SetConfig+0x17c>
 8008450:	2300      	movs	r3, #0
 8008452:	77fb      	strb	r3, [r7, #31]
 8008454:	e0f1      	b.n	800863a <UART_SetConfig+0x34e>
 8008456:	2302      	movs	r3, #2
 8008458:	77fb      	strb	r3, [r7, #31]
 800845a:	e0ee      	b.n	800863a <UART_SetConfig+0x34e>
 800845c:	2304      	movs	r3, #4
 800845e:	77fb      	strb	r3, [r7, #31]
 8008460:	e0eb      	b.n	800863a <UART_SetConfig+0x34e>
 8008462:	2308      	movs	r3, #8
 8008464:	77fb      	strb	r3, [r7, #31]
 8008466:	e0e8      	b.n	800863a <UART_SetConfig+0x34e>
 8008468:	2310      	movs	r3, #16
 800846a:	77fb      	strb	r3, [r7, #31]
 800846c:	bf00      	nop
 800846e:	e0e4      	b.n	800863a <UART_SetConfig+0x34e>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a5f      	ldr	r2, [pc, #380]	; (80085f4 <UART_SetConfig+0x308>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d120      	bne.n	80084bc <UART_SetConfig+0x1d0>
 800847a:	4b5b      	ldr	r3, [pc, #364]	; (80085e8 <UART_SetConfig+0x2fc>)
 800847c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008480:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008484:	2b40      	cmp	r3, #64	; 0x40
 8008486:	d00f      	beq.n	80084a8 <UART_SetConfig+0x1bc>
 8008488:	2b40      	cmp	r3, #64	; 0x40
 800848a:	d802      	bhi.n	8008492 <UART_SetConfig+0x1a6>
 800848c:	2b00      	cmp	r3, #0
 800848e:	d005      	beq.n	800849c <UART_SetConfig+0x1b0>
 8008490:	e010      	b.n	80084b4 <UART_SetConfig+0x1c8>
 8008492:	2b80      	cmp	r3, #128	; 0x80
 8008494:	d005      	beq.n	80084a2 <UART_SetConfig+0x1b6>
 8008496:	2bc0      	cmp	r3, #192	; 0xc0
 8008498:	d009      	beq.n	80084ae <UART_SetConfig+0x1c2>
 800849a:	e00b      	b.n	80084b4 <UART_SetConfig+0x1c8>
 800849c:	2300      	movs	r3, #0
 800849e:	77fb      	strb	r3, [r7, #31]
 80084a0:	e0cb      	b.n	800863a <UART_SetConfig+0x34e>
 80084a2:	2302      	movs	r3, #2
 80084a4:	77fb      	strb	r3, [r7, #31]
 80084a6:	e0c8      	b.n	800863a <UART_SetConfig+0x34e>
 80084a8:	2304      	movs	r3, #4
 80084aa:	77fb      	strb	r3, [r7, #31]
 80084ac:	e0c5      	b.n	800863a <UART_SetConfig+0x34e>
 80084ae:	2308      	movs	r3, #8
 80084b0:	77fb      	strb	r3, [r7, #31]
 80084b2:	e0c2      	b.n	800863a <UART_SetConfig+0x34e>
 80084b4:	2310      	movs	r3, #16
 80084b6:	77fb      	strb	r3, [r7, #31]
 80084b8:	bf00      	nop
 80084ba:	e0be      	b.n	800863a <UART_SetConfig+0x34e>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a4d      	ldr	r2, [pc, #308]	; (80085f8 <UART_SetConfig+0x30c>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d124      	bne.n	8008510 <UART_SetConfig+0x224>
 80084c6:	4b48      	ldr	r3, [pc, #288]	; (80085e8 <UART_SetConfig+0x2fc>)
 80084c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084d4:	d012      	beq.n	80084fc <UART_SetConfig+0x210>
 80084d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084da:	d802      	bhi.n	80084e2 <UART_SetConfig+0x1f6>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d007      	beq.n	80084f0 <UART_SetConfig+0x204>
 80084e0:	e012      	b.n	8008508 <UART_SetConfig+0x21c>
 80084e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084e6:	d006      	beq.n	80084f6 <UART_SetConfig+0x20a>
 80084e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80084ec:	d009      	beq.n	8008502 <UART_SetConfig+0x216>
 80084ee:	e00b      	b.n	8008508 <UART_SetConfig+0x21c>
 80084f0:	2300      	movs	r3, #0
 80084f2:	77fb      	strb	r3, [r7, #31]
 80084f4:	e0a1      	b.n	800863a <UART_SetConfig+0x34e>
 80084f6:	2302      	movs	r3, #2
 80084f8:	77fb      	strb	r3, [r7, #31]
 80084fa:	e09e      	b.n	800863a <UART_SetConfig+0x34e>
 80084fc:	2304      	movs	r3, #4
 80084fe:	77fb      	strb	r3, [r7, #31]
 8008500:	e09b      	b.n	800863a <UART_SetConfig+0x34e>
 8008502:	2308      	movs	r3, #8
 8008504:	77fb      	strb	r3, [r7, #31]
 8008506:	e098      	b.n	800863a <UART_SetConfig+0x34e>
 8008508:	2310      	movs	r3, #16
 800850a:	77fb      	strb	r3, [r7, #31]
 800850c:	bf00      	nop
 800850e:	e094      	b.n	800863a <UART_SetConfig+0x34e>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a39      	ldr	r2, [pc, #228]	; (80085fc <UART_SetConfig+0x310>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d124      	bne.n	8008564 <UART_SetConfig+0x278>
 800851a:	4b33      	ldr	r3, [pc, #204]	; (80085e8 <UART_SetConfig+0x2fc>)
 800851c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008520:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008528:	d012      	beq.n	8008550 <UART_SetConfig+0x264>
 800852a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800852e:	d802      	bhi.n	8008536 <UART_SetConfig+0x24a>
 8008530:	2b00      	cmp	r3, #0
 8008532:	d007      	beq.n	8008544 <UART_SetConfig+0x258>
 8008534:	e012      	b.n	800855c <UART_SetConfig+0x270>
 8008536:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800853a:	d006      	beq.n	800854a <UART_SetConfig+0x25e>
 800853c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008540:	d009      	beq.n	8008556 <UART_SetConfig+0x26a>
 8008542:	e00b      	b.n	800855c <UART_SetConfig+0x270>
 8008544:	2301      	movs	r3, #1
 8008546:	77fb      	strb	r3, [r7, #31]
 8008548:	e077      	b.n	800863a <UART_SetConfig+0x34e>
 800854a:	2302      	movs	r3, #2
 800854c:	77fb      	strb	r3, [r7, #31]
 800854e:	e074      	b.n	800863a <UART_SetConfig+0x34e>
 8008550:	2304      	movs	r3, #4
 8008552:	77fb      	strb	r3, [r7, #31]
 8008554:	e071      	b.n	800863a <UART_SetConfig+0x34e>
 8008556:	2308      	movs	r3, #8
 8008558:	77fb      	strb	r3, [r7, #31]
 800855a:	e06e      	b.n	800863a <UART_SetConfig+0x34e>
 800855c:	2310      	movs	r3, #16
 800855e:	77fb      	strb	r3, [r7, #31]
 8008560:	bf00      	nop
 8008562:	e06a      	b.n	800863a <UART_SetConfig+0x34e>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a25      	ldr	r2, [pc, #148]	; (8008600 <UART_SetConfig+0x314>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d124      	bne.n	80085b8 <UART_SetConfig+0x2cc>
 800856e:	4b1e      	ldr	r3, [pc, #120]	; (80085e8 <UART_SetConfig+0x2fc>)
 8008570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008574:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800857c:	d012      	beq.n	80085a4 <UART_SetConfig+0x2b8>
 800857e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008582:	d802      	bhi.n	800858a <UART_SetConfig+0x29e>
 8008584:	2b00      	cmp	r3, #0
 8008586:	d007      	beq.n	8008598 <UART_SetConfig+0x2ac>
 8008588:	e012      	b.n	80085b0 <UART_SetConfig+0x2c4>
 800858a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800858e:	d006      	beq.n	800859e <UART_SetConfig+0x2b2>
 8008590:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008594:	d009      	beq.n	80085aa <UART_SetConfig+0x2be>
 8008596:	e00b      	b.n	80085b0 <UART_SetConfig+0x2c4>
 8008598:	2300      	movs	r3, #0
 800859a:	77fb      	strb	r3, [r7, #31]
 800859c:	e04d      	b.n	800863a <UART_SetConfig+0x34e>
 800859e:	2302      	movs	r3, #2
 80085a0:	77fb      	strb	r3, [r7, #31]
 80085a2:	e04a      	b.n	800863a <UART_SetConfig+0x34e>
 80085a4:	2304      	movs	r3, #4
 80085a6:	77fb      	strb	r3, [r7, #31]
 80085a8:	e047      	b.n	800863a <UART_SetConfig+0x34e>
 80085aa:	2308      	movs	r3, #8
 80085ac:	77fb      	strb	r3, [r7, #31]
 80085ae:	e044      	b.n	800863a <UART_SetConfig+0x34e>
 80085b0:	2310      	movs	r3, #16
 80085b2:	77fb      	strb	r3, [r7, #31]
 80085b4:	bf00      	nop
 80085b6:	e040      	b.n	800863a <UART_SetConfig+0x34e>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a11      	ldr	r2, [pc, #68]	; (8008604 <UART_SetConfig+0x318>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d139      	bne.n	8008636 <UART_SetConfig+0x34a>
 80085c2:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <UART_SetConfig+0x2fc>)
 80085c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80085cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085d0:	d027      	beq.n	8008622 <UART_SetConfig+0x336>
 80085d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085d6:	d817      	bhi.n	8008608 <UART_SetConfig+0x31c>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d01c      	beq.n	8008616 <UART_SetConfig+0x32a>
 80085dc:	e027      	b.n	800862e <UART_SetConfig+0x342>
 80085de:	bf00      	nop
 80085e0:	efff69f3 	.word	0xefff69f3
 80085e4:	40011000 	.word	0x40011000
 80085e8:	40023800 	.word	0x40023800
 80085ec:	40004400 	.word	0x40004400
 80085f0:	40004800 	.word	0x40004800
 80085f4:	40004c00 	.word	0x40004c00
 80085f8:	40005000 	.word	0x40005000
 80085fc:	40011400 	.word	0x40011400
 8008600:	40007800 	.word	0x40007800
 8008604:	40007c00 	.word	0x40007c00
 8008608:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800860c:	d006      	beq.n	800861c <UART_SetConfig+0x330>
 800860e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008612:	d009      	beq.n	8008628 <UART_SetConfig+0x33c>
 8008614:	e00b      	b.n	800862e <UART_SetConfig+0x342>
 8008616:	2300      	movs	r3, #0
 8008618:	77fb      	strb	r3, [r7, #31]
 800861a:	e00e      	b.n	800863a <UART_SetConfig+0x34e>
 800861c:	2302      	movs	r3, #2
 800861e:	77fb      	strb	r3, [r7, #31]
 8008620:	e00b      	b.n	800863a <UART_SetConfig+0x34e>
 8008622:	2304      	movs	r3, #4
 8008624:	77fb      	strb	r3, [r7, #31]
 8008626:	e008      	b.n	800863a <UART_SetConfig+0x34e>
 8008628:	2308      	movs	r3, #8
 800862a:	77fb      	strb	r3, [r7, #31]
 800862c:	e005      	b.n	800863a <UART_SetConfig+0x34e>
 800862e:	2310      	movs	r3, #16
 8008630:	77fb      	strb	r3, [r7, #31]
 8008632:	bf00      	nop
 8008634:	e001      	b.n	800863a <UART_SetConfig+0x34e>
 8008636:	2310      	movs	r3, #16
 8008638:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	69db      	ldr	r3, [r3, #28]
 800863e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008642:	d17f      	bne.n	8008744 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008644:	7ffb      	ldrb	r3, [r7, #31]
 8008646:	2b08      	cmp	r3, #8
 8008648:	d85c      	bhi.n	8008704 <UART_SetConfig+0x418>
 800864a:	a201      	add	r2, pc, #4	; (adr r2, 8008650 <UART_SetConfig+0x364>)
 800864c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008650:	08008675 	.word	0x08008675
 8008654:	08008695 	.word	0x08008695
 8008658:	080086b5 	.word	0x080086b5
 800865c:	08008705 	.word	0x08008705
 8008660:	080086cd 	.word	0x080086cd
 8008664:	08008705 	.word	0x08008705
 8008668:	08008705 	.word	0x08008705
 800866c:	08008705 	.word	0x08008705
 8008670:	080086ed 	.word	0x080086ed
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008674:	f7fd fcce 	bl	8006014 <HAL_RCC_GetPCLK1Freq>
 8008678:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	005a      	lsls	r2, r3, #1
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	085b      	lsrs	r3, r3, #1
 8008684:	441a      	add	r2, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	fbb2 f3f3 	udiv	r3, r2, r3
 800868e:	b29b      	uxth	r3, r3
 8008690:	61bb      	str	r3, [r7, #24]
        break;
 8008692:	e03a      	b.n	800870a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008694:	f7fd fcd2 	bl	800603c <HAL_RCC_GetPCLK2Freq>
 8008698:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	005a      	lsls	r2, r3, #1
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	085b      	lsrs	r3, r3, #1
 80086a4:	441a      	add	r2, r3
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	61bb      	str	r3, [r7, #24]
        break;
 80086b2:	e02a      	b.n	800870a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	085a      	lsrs	r2, r3, #1
 80086ba:	4b5f      	ldr	r3, [pc, #380]	; (8008838 <UART_SetConfig+0x54c>)
 80086bc:	4413      	add	r3, r2
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6852      	ldr	r2, [r2, #4]
 80086c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	61bb      	str	r3, [r7, #24]
        break;
 80086ca:	e01e      	b.n	800870a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086cc:	f7fd fbbe 	bl	8005e4c <HAL_RCC_GetSysClockFreq>
 80086d0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	005a      	lsls	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	441a      	add	r2, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	61bb      	str	r3, [r7, #24]
        break;
 80086ea:	e00e      	b.n	800870a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	085b      	lsrs	r3, r3, #1
 80086f2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fe:	b29b      	uxth	r3, r3
 8008700:	61bb      	str	r3, [r7, #24]
        break;
 8008702:	e002      	b.n	800870a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008704:	2301      	movs	r3, #1
 8008706:	75fb      	strb	r3, [r7, #23]
        break;
 8008708:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	2b0f      	cmp	r3, #15
 800870e:	d916      	bls.n	800873e <UART_SetConfig+0x452>
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008716:	d212      	bcs.n	800873e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	b29b      	uxth	r3, r3
 800871c:	f023 030f 	bic.w	r3, r3, #15
 8008720:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	b29b      	uxth	r3, r3
 8008728:	f003 0307 	and.w	r3, r3, #7
 800872c:	b29a      	uxth	r2, r3
 800872e:	897b      	ldrh	r3, [r7, #10]
 8008730:	4313      	orrs	r3, r2
 8008732:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	897a      	ldrh	r2, [r7, #10]
 800873a:	60da      	str	r2, [r3, #12]
 800873c:	e070      	b.n	8008820 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	75fb      	strb	r3, [r7, #23]
 8008742:	e06d      	b.n	8008820 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008744:	7ffb      	ldrb	r3, [r7, #31]
 8008746:	2b08      	cmp	r3, #8
 8008748:	d859      	bhi.n	80087fe <UART_SetConfig+0x512>
 800874a:	a201      	add	r2, pc, #4	; (adr r2, 8008750 <UART_SetConfig+0x464>)
 800874c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008750:	08008775 	.word	0x08008775
 8008754:	08008793 	.word	0x08008793
 8008758:	080087b1 	.word	0x080087b1
 800875c:	080087ff 	.word	0x080087ff
 8008760:	080087c9 	.word	0x080087c9
 8008764:	080087ff 	.word	0x080087ff
 8008768:	080087ff 	.word	0x080087ff
 800876c:	080087ff 	.word	0x080087ff
 8008770:	080087e7 	.word	0x080087e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008774:	f7fd fc4e 	bl	8006014 <HAL_RCC_GetPCLK1Freq>
 8008778:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	085a      	lsrs	r2, r3, #1
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	441a      	add	r2, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	fbb2 f3f3 	udiv	r3, r2, r3
 800878c:	b29b      	uxth	r3, r3
 800878e:	61bb      	str	r3, [r7, #24]
        break;
 8008790:	e038      	b.n	8008804 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008792:	f7fd fc53 	bl	800603c <HAL_RCC_GetPCLK2Freq>
 8008796:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	085a      	lsrs	r2, r3, #1
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	441a      	add	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	61bb      	str	r3, [r7, #24]
        break;
 80087ae:	e029      	b.n	8008804 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	085a      	lsrs	r2, r3, #1
 80087b6:	4b21      	ldr	r3, [pc, #132]	; (800883c <UART_SetConfig+0x550>)
 80087b8:	4413      	add	r3, r2
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	6852      	ldr	r2, [r2, #4]
 80087be:	fbb3 f3f2 	udiv	r3, r3, r2
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	61bb      	str	r3, [r7, #24]
        break;
 80087c6:	e01d      	b.n	8008804 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087c8:	f7fd fb40 	bl	8005e4c <HAL_RCC_GetSysClockFreq>
 80087cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	085a      	lsrs	r2, r3, #1
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	441a      	add	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	61bb      	str	r3, [r7, #24]
        break;
 80087e4:	e00e      	b.n	8008804 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	085b      	lsrs	r3, r3, #1
 80087ec:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	61bb      	str	r3, [r7, #24]
        break;
 80087fc:	e002      	b.n	8008804 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	75fb      	strb	r3, [r7, #23]
        break;
 8008802:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	2b0f      	cmp	r3, #15
 8008808:	d908      	bls.n	800881c <UART_SetConfig+0x530>
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008810:	d204      	bcs.n	800881c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	69ba      	ldr	r2, [r7, #24]
 8008818:	60da      	str	r2, [r3, #12]
 800881a:	e001      	b.n	8008820 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800882c:	7dfb      	ldrb	r3, [r7, #23]
}
 800882e:	4618      	mov	r0, r3
 8008830:	3720      	adds	r7, #32
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	01e84800 	.word	0x01e84800
 800883c:	00f42400 	.word	0x00f42400

08008840 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884c:	f003 0301 	and.w	r3, r3, #1
 8008850:	2b00      	cmp	r3, #0
 8008852:	d00a      	beq.n	800886a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886e:	f003 0302 	and.w	r3, r3, #2
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00a      	beq.n	800888c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	430a      	orrs	r2, r1
 800888a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008890:	f003 0304 	and.w	r3, r3, #4
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00a      	beq.n	80088ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	430a      	orrs	r2, r1
 80088ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b2:	f003 0308 	and.w	r3, r3, #8
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00a      	beq.n	80088d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	430a      	orrs	r2, r1
 80088ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	f003 0310 	and.w	r3, r3, #16
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00a      	beq.n	80088f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	430a      	orrs	r2, r1
 80088f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f6:	f003 0320 	and.w	r3, r3, #32
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00a      	beq.n	8008914 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	430a      	orrs	r2, r1
 8008912:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891c:	2b00      	cmp	r3, #0
 800891e:	d01a      	beq.n	8008956 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800893e:	d10a      	bne.n	8008956 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800895a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	605a      	str	r2, [r3, #4]
  }
}
 8008978:	bf00      	nop
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b086      	sub	sp, #24
 8008988:	af02      	add	r7, sp, #8
 800898a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008992:	f7fa f985 	bl	8002ca0 <HAL_GetTick>
 8008996:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0308 	and.w	r3, r3, #8
 80089a2:	2b08      	cmp	r3, #8
 80089a4:	d10e      	bne.n	80089c4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089a6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 f814 	bl	80089e2 <UART_WaitOnFlagUntilTimeout>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d001      	beq.n	80089c4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e00a      	b.n	80089da <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2220      	movs	r2, #32
 80089c8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2220      	movs	r2, #32
 80089ce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b084      	sub	sp, #16
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	60f8      	str	r0, [r7, #12]
 80089ea:	60b9      	str	r1, [r7, #8]
 80089ec:	603b      	str	r3, [r7, #0]
 80089ee:	4613      	mov	r3, r2
 80089f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089f2:	e05d      	b.n	8008ab0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089fa:	d059      	beq.n	8008ab0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089fc:	f7fa f950 	bl	8002ca0 <HAL_GetTick>
 8008a00:	4602      	mov	r2, r0
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	1ad3      	subs	r3, r2, r3
 8008a06:	69ba      	ldr	r2, [r7, #24]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d302      	bcc.n	8008a12 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d11b      	bne.n	8008a4a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008a20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689a      	ldr	r2, [r3, #8]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 0201 	bic.w	r2, r2, #1
 8008a30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2220      	movs	r2, #32
 8008a36:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2220      	movs	r2, #32
 8008a3c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008a46:	2303      	movs	r3, #3
 8008a48:	e042      	b.n	8008ad0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d02b      	beq.n	8008ab0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	69db      	ldr	r3, [r3, #28]
 8008a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a66:	d123      	bne.n	8008ab0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a70:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008a80:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689a      	ldr	r2, [r3, #8]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f022 0201 	bic.w	r2, r2, #1
 8008a90:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2220      	movs	r2, #32
 8008a96:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e00f      	b.n	8008ad0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	69da      	ldr	r2, [r3, #28]
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	4013      	ands	r3, r2
 8008aba:	68ba      	ldr	r2, [r7, #8]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	bf0c      	ite	eq
 8008ac0:	2301      	moveq	r3, #1
 8008ac2:	2300      	movne	r3, #0
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	79fb      	ldrb	r3, [r7, #7]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d092      	beq.n	80089f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008aee:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0201 	bic.w	r2, r2, #1
 8008afe:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2220      	movs	r2, #32
 8008b04:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008b0c:	bf00      	nop
 8008b0e:	370c      	adds	r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b36:	68f8      	ldr	r0, [r7, #12]
 8008b38:	f7ff fbce 	bl	80082d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b3c:	bf00      	nop
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b50:	2b21      	cmp	r3, #33	; 0x21
 8008b52:	d12a      	bne.n	8008baa <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d110      	bne.n	8008b82 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b6e:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b7e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008b80:	e013      	b.n	8008baa <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b86:	781a      	ldrb	r2, [r3, #0]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b92:	1c5a      	adds	r2, r3, #1
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	b29a      	uxth	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008baa:	bf00      	nop
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b085      	sub	sp, #20
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bc2:	2b21      	cmp	r3, #33	; 0x21
 8008bc4:	d12f      	bne.n	8008c26 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d110      	bne.n	8008bf4 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008be0:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bf0:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008bf2:	e018      	b.n	8008c26 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c08:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c0e:	1c9a      	adds	r2, r3, #2
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	b29a      	uxth	r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008c26:	bf00      	nop
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b082      	sub	sp, #8
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c48:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2220      	movs	r2, #32
 8008c4e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff fb34 	bl	80082c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c5c:	bf00      	nop
 8008c5e:	3708      	adds	r7, #8
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008c72:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c78:	2b22      	cmp	r3, #34	; 0x22
 8008c7a:	d13a      	bne.n	8008cf2 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c84:	89bb      	ldrh	r3, [r7, #12]
 8008c86:	b2d9      	uxtb	r1, r3
 8008c88:	89fb      	ldrh	r3, [r7, #14]
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c90:	400a      	ands	r2, r1
 8008c92:	b2d2      	uxtb	r2, r2
 8008c94:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c9a:	1c5a      	adds	r2, r3, #1
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d121      	bne.n	8008d02 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ccc:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689a      	ldr	r2, [r3, #8]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f022 0201 	bic.w	r2, r2, #1
 8008cdc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2220      	movs	r2, #32
 8008ce2:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7f8 fc0a 	bl	8001504 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008cf0:	e007      	b.n	8008d02 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	699a      	ldr	r2, [r3, #24]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0208 	orr.w	r2, r2, #8
 8008d00:	619a      	str	r2, [r3, #24]
}
 8008d02:	bf00      	nop
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b084      	sub	sp, #16
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d18:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d1e:	2b22      	cmp	r3, #34	; 0x22
 8008d20:	d13a      	bne.n	8008d98 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d28:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d2e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008d30:	89ba      	ldrh	r2, [r7, #12]
 8008d32:	89fb      	ldrh	r3, [r7, #14]
 8008d34:	4013      	ands	r3, r2
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d40:	1c9a      	adds	r2, r3, #2
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d121      	bne.n	8008da8 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d72:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	689a      	ldr	r2, [r3, #8]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f022 0201 	bic.w	r2, r2, #1
 8008d82:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2220      	movs	r2, #32
 8008d88:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f7f8 fbb7 	bl	8001504 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d96:	e007      	b.n	8008da8 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	699a      	ldr	r2, [r3, #24]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f042 0208 	orr.w	r2, r2, #8
 8008da6:	619a      	str	r2, [r3, #24]
}
 8008da8:	bf00      	nop
 8008daa:	3710      	adds	r7, #16
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <__errno>:
 8008db0:	4b01      	ldr	r3, [pc, #4]	; (8008db8 <__errno+0x8>)
 8008db2:	6818      	ldr	r0, [r3, #0]
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	20000010 	.word	0x20000010

08008dbc <__libc_init_array>:
 8008dbc:	b570      	push	{r4, r5, r6, lr}
 8008dbe:	4e0d      	ldr	r6, [pc, #52]	; (8008df4 <__libc_init_array+0x38>)
 8008dc0:	4c0d      	ldr	r4, [pc, #52]	; (8008df8 <__libc_init_array+0x3c>)
 8008dc2:	1ba4      	subs	r4, r4, r6
 8008dc4:	10a4      	asrs	r4, r4, #2
 8008dc6:	2500      	movs	r5, #0
 8008dc8:	42a5      	cmp	r5, r4
 8008dca:	d109      	bne.n	8008de0 <__libc_init_array+0x24>
 8008dcc:	4e0b      	ldr	r6, [pc, #44]	; (8008dfc <__libc_init_array+0x40>)
 8008dce:	4c0c      	ldr	r4, [pc, #48]	; (8008e00 <__libc_init_array+0x44>)
 8008dd0:	f000 fc30 	bl	8009634 <_init>
 8008dd4:	1ba4      	subs	r4, r4, r6
 8008dd6:	10a4      	asrs	r4, r4, #2
 8008dd8:	2500      	movs	r5, #0
 8008dda:	42a5      	cmp	r5, r4
 8008ddc:	d105      	bne.n	8008dea <__libc_init_array+0x2e>
 8008dde:	bd70      	pop	{r4, r5, r6, pc}
 8008de0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008de4:	4798      	blx	r3
 8008de6:	3501      	adds	r5, #1
 8008de8:	e7ee      	b.n	8008dc8 <__libc_init_array+0xc>
 8008dea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008dee:	4798      	blx	r3
 8008df0:	3501      	adds	r5, #1
 8008df2:	e7f2      	b.n	8008dda <__libc_init_array+0x1e>
 8008df4:	080096c0 	.word	0x080096c0
 8008df8:	080096c0 	.word	0x080096c0
 8008dfc:	080096c0 	.word	0x080096c0
 8008e00:	080096c4 	.word	0x080096c4

08008e04 <malloc>:
 8008e04:	4b02      	ldr	r3, [pc, #8]	; (8008e10 <malloc+0xc>)
 8008e06:	4601      	mov	r1, r0
 8008e08:	6818      	ldr	r0, [r3, #0]
 8008e0a:	f000 b865 	b.w	8008ed8 <_malloc_r>
 8008e0e:	bf00      	nop
 8008e10:	20000010 	.word	0x20000010

08008e14 <memcpy>:
 8008e14:	b510      	push	{r4, lr}
 8008e16:	1e43      	subs	r3, r0, #1
 8008e18:	440a      	add	r2, r1
 8008e1a:	4291      	cmp	r1, r2
 8008e1c:	d100      	bne.n	8008e20 <memcpy+0xc>
 8008e1e:	bd10      	pop	{r4, pc}
 8008e20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e28:	e7f7      	b.n	8008e1a <memcpy+0x6>

08008e2a <memset>:
 8008e2a:	4402      	add	r2, r0
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d100      	bne.n	8008e34 <memset+0xa>
 8008e32:	4770      	bx	lr
 8008e34:	f803 1b01 	strb.w	r1, [r3], #1
 8008e38:	e7f9      	b.n	8008e2e <memset+0x4>
	...

08008e3c <_free_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4605      	mov	r5, r0
 8008e40:	2900      	cmp	r1, #0
 8008e42:	d045      	beq.n	8008ed0 <_free_r+0x94>
 8008e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e48:	1f0c      	subs	r4, r1, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bfb8      	it	lt
 8008e4e:	18e4      	addlt	r4, r4, r3
 8008e50:	f000 f8cc 	bl	8008fec <__malloc_lock>
 8008e54:	4a1f      	ldr	r2, [pc, #124]	; (8008ed4 <_free_r+0x98>)
 8008e56:	6813      	ldr	r3, [r2, #0]
 8008e58:	4610      	mov	r0, r2
 8008e5a:	b933      	cbnz	r3, 8008e6a <_free_r+0x2e>
 8008e5c:	6063      	str	r3, [r4, #4]
 8008e5e:	6014      	str	r4, [r2, #0]
 8008e60:	4628      	mov	r0, r5
 8008e62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e66:	f000 b8c2 	b.w	8008fee <__malloc_unlock>
 8008e6a:	42a3      	cmp	r3, r4
 8008e6c:	d90c      	bls.n	8008e88 <_free_r+0x4c>
 8008e6e:	6821      	ldr	r1, [r4, #0]
 8008e70:	1862      	adds	r2, r4, r1
 8008e72:	4293      	cmp	r3, r2
 8008e74:	bf04      	itt	eq
 8008e76:	681a      	ldreq	r2, [r3, #0]
 8008e78:	685b      	ldreq	r3, [r3, #4]
 8008e7a:	6063      	str	r3, [r4, #4]
 8008e7c:	bf04      	itt	eq
 8008e7e:	1852      	addeq	r2, r2, r1
 8008e80:	6022      	streq	r2, [r4, #0]
 8008e82:	6004      	str	r4, [r0, #0]
 8008e84:	e7ec      	b.n	8008e60 <_free_r+0x24>
 8008e86:	4613      	mov	r3, r2
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	b10a      	cbz	r2, 8008e90 <_free_r+0x54>
 8008e8c:	42a2      	cmp	r2, r4
 8008e8e:	d9fa      	bls.n	8008e86 <_free_r+0x4a>
 8008e90:	6819      	ldr	r1, [r3, #0]
 8008e92:	1858      	adds	r0, r3, r1
 8008e94:	42a0      	cmp	r0, r4
 8008e96:	d10b      	bne.n	8008eb0 <_free_r+0x74>
 8008e98:	6820      	ldr	r0, [r4, #0]
 8008e9a:	4401      	add	r1, r0
 8008e9c:	1858      	adds	r0, r3, r1
 8008e9e:	4282      	cmp	r2, r0
 8008ea0:	6019      	str	r1, [r3, #0]
 8008ea2:	d1dd      	bne.n	8008e60 <_free_r+0x24>
 8008ea4:	6810      	ldr	r0, [r2, #0]
 8008ea6:	6852      	ldr	r2, [r2, #4]
 8008ea8:	605a      	str	r2, [r3, #4]
 8008eaa:	4401      	add	r1, r0
 8008eac:	6019      	str	r1, [r3, #0]
 8008eae:	e7d7      	b.n	8008e60 <_free_r+0x24>
 8008eb0:	d902      	bls.n	8008eb8 <_free_r+0x7c>
 8008eb2:	230c      	movs	r3, #12
 8008eb4:	602b      	str	r3, [r5, #0]
 8008eb6:	e7d3      	b.n	8008e60 <_free_r+0x24>
 8008eb8:	6820      	ldr	r0, [r4, #0]
 8008eba:	1821      	adds	r1, r4, r0
 8008ebc:	428a      	cmp	r2, r1
 8008ebe:	bf04      	itt	eq
 8008ec0:	6811      	ldreq	r1, [r2, #0]
 8008ec2:	6852      	ldreq	r2, [r2, #4]
 8008ec4:	6062      	str	r2, [r4, #4]
 8008ec6:	bf04      	itt	eq
 8008ec8:	1809      	addeq	r1, r1, r0
 8008eca:	6021      	streq	r1, [r4, #0]
 8008ecc:	605c      	str	r4, [r3, #4]
 8008ece:	e7c7      	b.n	8008e60 <_free_r+0x24>
 8008ed0:	bd38      	pop	{r3, r4, r5, pc}
 8008ed2:	bf00      	nop
 8008ed4:	200000a0 	.word	0x200000a0

08008ed8 <_malloc_r>:
 8008ed8:	b570      	push	{r4, r5, r6, lr}
 8008eda:	1ccd      	adds	r5, r1, #3
 8008edc:	f025 0503 	bic.w	r5, r5, #3
 8008ee0:	3508      	adds	r5, #8
 8008ee2:	2d0c      	cmp	r5, #12
 8008ee4:	bf38      	it	cc
 8008ee6:	250c      	movcc	r5, #12
 8008ee8:	2d00      	cmp	r5, #0
 8008eea:	4606      	mov	r6, r0
 8008eec:	db01      	blt.n	8008ef2 <_malloc_r+0x1a>
 8008eee:	42a9      	cmp	r1, r5
 8008ef0:	d903      	bls.n	8008efa <_malloc_r+0x22>
 8008ef2:	230c      	movs	r3, #12
 8008ef4:	6033      	str	r3, [r6, #0]
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	bd70      	pop	{r4, r5, r6, pc}
 8008efa:	f000 f877 	bl	8008fec <__malloc_lock>
 8008efe:	4a21      	ldr	r2, [pc, #132]	; (8008f84 <_malloc_r+0xac>)
 8008f00:	6814      	ldr	r4, [r2, #0]
 8008f02:	4621      	mov	r1, r4
 8008f04:	b991      	cbnz	r1, 8008f2c <_malloc_r+0x54>
 8008f06:	4c20      	ldr	r4, [pc, #128]	; (8008f88 <_malloc_r+0xb0>)
 8008f08:	6823      	ldr	r3, [r4, #0]
 8008f0a:	b91b      	cbnz	r3, 8008f14 <_malloc_r+0x3c>
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	f000 f83d 	bl	8008f8c <_sbrk_r>
 8008f12:	6020      	str	r0, [r4, #0]
 8008f14:	4629      	mov	r1, r5
 8008f16:	4630      	mov	r0, r6
 8008f18:	f000 f838 	bl	8008f8c <_sbrk_r>
 8008f1c:	1c43      	adds	r3, r0, #1
 8008f1e:	d124      	bne.n	8008f6a <_malloc_r+0x92>
 8008f20:	230c      	movs	r3, #12
 8008f22:	6033      	str	r3, [r6, #0]
 8008f24:	4630      	mov	r0, r6
 8008f26:	f000 f862 	bl	8008fee <__malloc_unlock>
 8008f2a:	e7e4      	b.n	8008ef6 <_malloc_r+0x1e>
 8008f2c:	680b      	ldr	r3, [r1, #0]
 8008f2e:	1b5b      	subs	r3, r3, r5
 8008f30:	d418      	bmi.n	8008f64 <_malloc_r+0x8c>
 8008f32:	2b0b      	cmp	r3, #11
 8008f34:	d90f      	bls.n	8008f56 <_malloc_r+0x7e>
 8008f36:	600b      	str	r3, [r1, #0]
 8008f38:	50cd      	str	r5, [r1, r3]
 8008f3a:	18cc      	adds	r4, r1, r3
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	f000 f856 	bl	8008fee <__malloc_unlock>
 8008f42:	f104 000b 	add.w	r0, r4, #11
 8008f46:	1d23      	adds	r3, r4, #4
 8008f48:	f020 0007 	bic.w	r0, r0, #7
 8008f4c:	1ac3      	subs	r3, r0, r3
 8008f4e:	d0d3      	beq.n	8008ef8 <_malloc_r+0x20>
 8008f50:	425a      	negs	r2, r3
 8008f52:	50e2      	str	r2, [r4, r3]
 8008f54:	e7d0      	b.n	8008ef8 <_malloc_r+0x20>
 8008f56:	428c      	cmp	r4, r1
 8008f58:	684b      	ldr	r3, [r1, #4]
 8008f5a:	bf16      	itet	ne
 8008f5c:	6063      	strne	r3, [r4, #4]
 8008f5e:	6013      	streq	r3, [r2, #0]
 8008f60:	460c      	movne	r4, r1
 8008f62:	e7eb      	b.n	8008f3c <_malloc_r+0x64>
 8008f64:	460c      	mov	r4, r1
 8008f66:	6849      	ldr	r1, [r1, #4]
 8008f68:	e7cc      	b.n	8008f04 <_malloc_r+0x2c>
 8008f6a:	1cc4      	adds	r4, r0, #3
 8008f6c:	f024 0403 	bic.w	r4, r4, #3
 8008f70:	42a0      	cmp	r0, r4
 8008f72:	d005      	beq.n	8008f80 <_malloc_r+0xa8>
 8008f74:	1a21      	subs	r1, r4, r0
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f808 	bl	8008f8c <_sbrk_r>
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	d0cf      	beq.n	8008f20 <_malloc_r+0x48>
 8008f80:	6025      	str	r5, [r4, #0]
 8008f82:	e7db      	b.n	8008f3c <_malloc_r+0x64>
 8008f84:	200000a0 	.word	0x200000a0
 8008f88:	200000a4 	.word	0x200000a4

08008f8c <_sbrk_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	4c06      	ldr	r4, [pc, #24]	; (8008fa8 <_sbrk_r+0x1c>)
 8008f90:	2300      	movs	r3, #0
 8008f92:	4605      	mov	r5, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	6023      	str	r3, [r4, #0]
 8008f98:	f7f9 fdbc 	bl	8002b14 <_sbrk>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d102      	bne.n	8008fa6 <_sbrk_r+0x1a>
 8008fa0:	6823      	ldr	r3, [r4, #0]
 8008fa2:	b103      	cbz	r3, 8008fa6 <_sbrk_r+0x1a>
 8008fa4:	602b      	str	r3, [r5, #0]
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	200005a4 	.word	0x200005a4

08008fac <siprintf>:
 8008fac:	b40e      	push	{r1, r2, r3}
 8008fae:	b500      	push	{lr}
 8008fb0:	b09c      	sub	sp, #112	; 0x70
 8008fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8008fb4:	9002      	str	r0, [sp, #8]
 8008fb6:	9006      	str	r0, [sp, #24]
 8008fb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008fbc:	4809      	ldr	r0, [pc, #36]	; (8008fe4 <siprintf+0x38>)
 8008fbe:	9107      	str	r1, [sp, #28]
 8008fc0:	9104      	str	r1, [sp, #16]
 8008fc2:	4909      	ldr	r1, [pc, #36]	; (8008fe8 <siprintf+0x3c>)
 8008fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fc8:	9105      	str	r1, [sp, #20]
 8008fca:	6800      	ldr	r0, [r0, #0]
 8008fcc:	9301      	str	r3, [sp, #4]
 8008fce:	a902      	add	r1, sp, #8
 8008fd0:	f000 f868 	bl	80090a4 <_svfiprintf_r>
 8008fd4:	9b02      	ldr	r3, [sp, #8]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	701a      	strb	r2, [r3, #0]
 8008fda:	b01c      	add	sp, #112	; 0x70
 8008fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fe0:	b003      	add	sp, #12
 8008fe2:	4770      	bx	lr
 8008fe4:	20000010 	.word	0x20000010
 8008fe8:	ffff0208 	.word	0xffff0208

08008fec <__malloc_lock>:
 8008fec:	4770      	bx	lr

08008fee <__malloc_unlock>:
 8008fee:	4770      	bx	lr

08008ff0 <__ssputs_r>:
 8008ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ff4:	688e      	ldr	r6, [r1, #8]
 8008ff6:	429e      	cmp	r6, r3
 8008ff8:	4682      	mov	sl, r0
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	4690      	mov	r8, r2
 8008ffe:	4699      	mov	r9, r3
 8009000:	d837      	bhi.n	8009072 <__ssputs_r+0x82>
 8009002:	898a      	ldrh	r2, [r1, #12]
 8009004:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009008:	d031      	beq.n	800906e <__ssputs_r+0x7e>
 800900a:	6825      	ldr	r5, [r4, #0]
 800900c:	6909      	ldr	r1, [r1, #16]
 800900e:	1a6f      	subs	r7, r5, r1
 8009010:	6965      	ldr	r5, [r4, #20]
 8009012:	2302      	movs	r3, #2
 8009014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009018:	fb95 f5f3 	sdiv	r5, r5, r3
 800901c:	f109 0301 	add.w	r3, r9, #1
 8009020:	443b      	add	r3, r7
 8009022:	429d      	cmp	r5, r3
 8009024:	bf38      	it	cc
 8009026:	461d      	movcc	r5, r3
 8009028:	0553      	lsls	r3, r2, #21
 800902a:	d530      	bpl.n	800908e <__ssputs_r+0x9e>
 800902c:	4629      	mov	r1, r5
 800902e:	f7ff ff53 	bl	8008ed8 <_malloc_r>
 8009032:	4606      	mov	r6, r0
 8009034:	b950      	cbnz	r0, 800904c <__ssputs_r+0x5c>
 8009036:	230c      	movs	r3, #12
 8009038:	f8ca 3000 	str.w	r3, [sl]
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009042:	81a3      	strh	r3, [r4, #12]
 8009044:	f04f 30ff 	mov.w	r0, #4294967295
 8009048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800904c:	463a      	mov	r2, r7
 800904e:	6921      	ldr	r1, [r4, #16]
 8009050:	f7ff fee0 	bl	8008e14 <memcpy>
 8009054:	89a3      	ldrh	r3, [r4, #12]
 8009056:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800905a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800905e:	81a3      	strh	r3, [r4, #12]
 8009060:	6126      	str	r6, [r4, #16]
 8009062:	6165      	str	r5, [r4, #20]
 8009064:	443e      	add	r6, r7
 8009066:	1bed      	subs	r5, r5, r7
 8009068:	6026      	str	r6, [r4, #0]
 800906a:	60a5      	str	r5, [r4, #8]
 800906c:	464e      	mov	r6, r9
 800906e:	454e      	cmp	r6, r9
 8009070:	d900      	bls.n	8009074 <__ssputs_r+0x84>
 8009072:	464e      	mov	r6, r9
 8009074:	4632      	mov	r2, r6
 8009076:	4641      	mov	r1, r8
 8009078:	6820      	ldr	r0, [r4, #0]
 800907a:	f000 fa93 	bl	80095a4 <memmove>
 800907e:	68a3      	ldr	r3, [r4, #8]
 8009080:	1b9b      	subs	r3, r3, r6
 8009082:	60a3      	str	r3, [r4, #8]
 8009084:	6823      	ldr	r3, [r4, #0]
 8009086:	441e      	add	r6, r3
 8009088:	6026      	str	r6, [r4, #0]
 800908a:	2000      	movs	r0, #0
 800908c:	e7dc      	b.n	8009048 <__ssputs_r+0x58>
 800908e:	462a      	mov	r2, r5
 8009090:	f000 faa1 	bl	80095d6 <_realloc_r>
 8009094:	4606      	mov	r6, r0
 8009096:	2800      	cmp	r0, #0
 8009098:	d1e2      	bne.n	8009060 <__ssputs_r+0x70>
 800909a:	6921      	ldr	r1, [r4, #16]
 800909c:	4650      	mov	r0, sl
 800909e:	f7ff fecd 	bl	8008e3c <_free_r>
 80090a2:	e7c8      	b.n	8009036 <__ssputs_r+0x46>

080090a4 <_svfiprintf_r>:
 80090a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a8:	461d      	mov	r5, r3
 80090aa:	898b      	ldrh	r3, [r1, #12]
 80090ac:	061f      	lsls	r7, r3, #24
 80090ae:	b09d      	sub	sp, #116	; 0x74
 80090b0:	4680      	mov	r8, r0
 80090b2:	460c      	mov	r4, r1
 80090b4:	4616      	mov	r6, r2
 80090b6:	d50f      	bpl.n	80090d8 <_svfiprintf_r+0x34>
 80090b8:	690b      	ldr	r3, [r1, #16]
 80090ba:	b96b      	cbnz	r3, 80090d8 <_svfiprintf_r+0x34>
 80090bc:	2140      	movs	r1, #64	; 0x40
 80090be:	f7ff ff0b 	bl	8008ed8 <_malloc_r>
 80090c2:	6020      	str	r0, [r4, #0]
 80090c4:	6120      	str	r0, [r4, #16]
 80090c6:	b928      	cbnz	r0, 80090d4 <_svfiprintf_r+0x30>
 80090c8:	230c      	movs	r3, #12
 80090ca:	f8c8 3000 	str.w	r3, [r8]
 80090ce:	f04f 30ff 	mov.w	r0, #4294967295
 80090d2:	e0c8      	b.n	8009266 <_svfiprintf_r+0x1c2>
 80090d4:	2340      	movs	r3, #64	; 0x40
 80090d6:	6163      	str	r3, [r4, #20]
 80090d8:	2300      	movs	r3, #0
 80090da:	9309      	str	r3, [sp, #36]	; 0x24
 80090dc:	2320      	movs	r3, #32
 80090de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090e2:	2330      	movs	r3, #48	; 0x30
 80090e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090e8:	9503      	str	r5, [sp, #12]
 80090ea:	f04f 0b01 	mov.w	fp, #1
 80090ee:	4637      	mov	r7, r6
 80090f0:	463d      	mov	r5, r7
 80090f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80090f6:	b10b      	cbz	r3, 80090fc <_svfiprintf_r+0x58>
 80090f8:	2b25      	cmp	r3, #37	; 0x25
 80090fa:	d13e      	bne.n	800917a <_svfiprintf_r+0xd6>
 80090fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009100:	d00b      	beq.n	800911a <_svfiprintf_r+0x76>
 8009102:	4653      	mov	r3, sl
 8009104:	4632      	mov	r2, r6
 8009106:	4621      	mov	r1, r4
 8009108:	4640      	mov	r0, r8
 800910a:	f7ff ff71 	bl	8008ff0 <__ssputs_r>
 800910e:	3001      	adds	r0, #1
 8009110:	f000 80a4 	beq.w	800925c <_svfiprintf_r+0x1b8>
 8009114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009116:	4453      	add	r3, sl
 8009118:	9309      	str	r3, [sp, #36]	; 0x24
 800911a:	783b      	ldrb	r3, [r7, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	f000 809d 	beq.w	800925c <_svfiprintf_r+0x1b8>
 8009122:	2300      	movs	r3, #0
 8009124:	f04f 32ff 	mov.w	r2, #4294967295
 8009128:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	9307      	str	r3, [sp, #28]
 8009130:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009134:	931a      	str	r3, [sp, #104]	; 0x68
 8009136:	462f      	mov	r7, r5
 8009138:	2205      	movs	r2, #5
 800913a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800913e:	4850      	ldr	r0, [pc, #320]	; (8009280 <_svfiprintf_r+0x1dc>)
 8009140:	f7f7 f876 	bl	8000230 <memchr>
 8009144:	9b04      	ldr	r3, [sp, #16]
 8009146:	b9d0      	cbnz	r0, 800917e <_svfiprintf_r+0xda>
 8009148:	06d9      	lsls	r1, r3, #27
 800914a:	bf44      	itt	mi
 800914c:	2220      	movmi	r2, #32
 800914e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009152:	071a      	lsls	r2, r3, #28
 8009154:	bf44      	itt	mi
 8009156:	222b      	movmi	r2, #43	; 0x2b
 8009158:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800915c:	782a      	ldrb	r2, [r5, #0]
 800915e:	2a2a      	cmp	r2, #42	; 0x2a
 8009160:	d015      	beq.n	800918e <_svfiprintf_r+0xea>
 8009162:	9a07      	ldr	r2, [sp, #28]
 8009164:	462f      	mov	r7, r5
 8009166:	2000      	movs	r0, #0
 8009168:	250a      	movs	r5, #10
 800916a:	4639      	mov	r1, r7
 800916c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009170:	3b30      	subs	r3, #48	; 0x30
 8009172:	2b09      	cmp	r3, #9
 8009174:	d94d      	bls.n	8009212 <_svfiprintf_r+0x16e>
 8009176:	b1b8      	cbz	r0, 80091a8 <_svfiprintf_r+0x104>
 8009178:	e00f      	b.n	800919a <_svfiprintf_r+0xf6>
 800917a:	462f      	mov	r7, r5
 800917c:	e7b8      	b.n	80090f0 <_svfiprintf_r+0x4c>
 800917e:	4a40      	ldr	r2, [pc, #256]	; (8009280 <_svfiprintf_r+0x1dc>)
 8009180:	1a80      	subs	r0, r0, r2
 8009182:	fa0b f000 	lsl.w	r0, fp, r0
 8009186:	4318      	orrs	r0, r3
 8009188:	9004      	str	r0, [sp, #16]
 800918a:	463d      	mov	r5, r7
 800918c:	e7d3      	b.n	8009136 <_svfiprintf_r+0x92>
 800918e:	9a03      	ldr	r2, [sp, #12]
 8009190:	1d11      	adds	r1, r2, #4
 8009192:	6812      	ldr	r2, [r2, #0]
 8009194:	9103      	str	r1, [sp, #12]
 8009196:	2a00      	cmp	r2, #0
 8009198:	db01      	blt.n	800919e <_svfiprintf_r+0xfa>
 800919a:	9207      	str	r2, [sp, #28]
 800919c:	e004      	b.n	80091a8 <_svfiprintf_r+0x104>
 800919e:	4252      	negs	r2, r2
 80091a0:	f043 0302 	orr.w	r3, r3, #2
 80091a4:	9207      	str	r2, [sp, #28]
 80091a6:	9304      	str	r3, [sp, #16]
 80091a8:	783b      	ldrb	r3, [r7, #0]
 80091aa:	2b2e      	cmp	r3, #46	; 0x2e
 80091ac:	d10c      	bne.n	80091c8 <_svfiprintf_r+0x124>
 80091ae:	787b      	ldrb	r3, [r7, #1]
 80091b0:	2b2a      	cmp	r3, #42	; 0x2a
 80091b2:	d133      	bne.n	800921c <_svfiprintf_r+0x178>
 80091b4:	9b03      	ldr	r3, [sp, #12]
 80091b6:	1d1a      	adds	r2, r3, #4
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	9203      	str	r2, [sp, #12]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	bfb8      	it	lt
 80091c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80091c4:	3702      	adds	r7, #2
 80091c6:	9305      	str	r3, [sp, #20]
 80091c8:	4d2e      	ldr	r5, [pc, #184]	; (8009284 <_svfiprintf_r+0x1e0>)
 80091ca:	7839      	ldrb	r1, [r7, #0]
 80091cc:	2203      	movs	r2, #3
 80091ce:	4628      	mov	r0, r5
 80091d0:	f7f7 f82e 	bl	8000230 <memchr>
 80091d4:	b138      	cbz	r0, 80091e6 <_svfiprintf_r+0x142>
 80091d6:	2340      	movs	r3, #64	; 0x40
 80091d8:	1b40      	subs	r0, r0, r5
 80091da:	fa03 f000 	lsl.w	r0, r3, r0
 80091de:	9b04      	ldr	r3, [sp, #16]
 80091e0:	4303      	orrs	r3, r0
 80091e2:	3701      	adds	r7, #1
 80091e4:	9304      	str	r3, [sp, #16]
 80091e6:	7839      	ldrb	r1, [r7, #0]
 80091e8:	4827      	ldr	r0, [pc, #156]	; (8009288 <_svfiprintf_r+0x1e4>)
 80091ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091ee:	2206      	movs	r2, #6
 80091f0:	1c7e      	adds	r6, r7, #1
 80091f2:	f7f7 f81d 	bl	8000230 <memchr>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d038      	beq.n	800926c <_svfiprintf_r+0x1c8>
 80091fa:	4b24      	ldr	r3, [pc, #144]	; (800928c <_svfiprintf_r+0x1e8>)
 80091fc:	bb13      	cbnz	r3, 8009244 <_svfiprintf_r+0x1a0>
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	3307      	adds	r3, #7
 8009202:	f023 0307 	bic.w	r3, r3, #7
 8009206:	3308      	adds	r3, #8
 8009208:	9303      	str	r3, [sp, #12]
 800920a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800920c:	444b      	add	r3, r9
 800920e:	9309      	str	r3, [sp, #36]	; 0x24
 8009210:	e76d      	b.n	80090ee <_svfiprintf_r+0x4a>
 8009212:	fb05 3202 	mla	r2, r5, r2, r3
 8009216:	2001      	movs	r0, #1
 8009218:	460f      	mov	r7, r1
 800921a:	e7a6      	b.n	800916a <_svfiprintf_r+0xc6>
 800921c:	2300      	movs	r3, #0
 800921e:	3701      	adds	r7, #1
 8009220:	9305      	str	r3, [sp, #20]
 8009222:	4619      	mov	r1, r3
 8009224:	250a      	movs	r5, #10
 8009226:	4638      	mov	r0, r7
 8009228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800922c:	3a30      	subs	r2, #48	; 0x30
 800922e:	2a09      	cmp	r2, #9
 8009230:	d903      	bls.n	800923a <_svfiprintf_r+0x196>
 8009232:	2b00      	cmp	r3, #0
 8009234:	d0c8      	beq.n	80091c8 <_svfiprintf_r+0x124>
 8009236:	9105      	str	r1, [sp, #20]
 8009238:	e7c6      	b.n	80091c8 <_svfiprintf_r+0x124>
 800923a:	fb05 2101 	mla	r1, r5, r1, r2
 800923e:	2301      	movs	r3, #1
 8009240:	4607      	mov	r7, r0
 8009242:	e7f0      	b.n	8009226 <_svfiprintf_r+0x182>
 8009244:	ab03      	add	r3, sp, #12
 8009246:	9300      	str	r3, [sp, #0]
 8009248:	4622      	mov	r2, r4
 800924a:	4b11      	ldr	r3, [pc, #68]	; (8009290 <_svfiprintf_r+0x1ec>)
 800924c:	a904      	add	r1, sp, #16
 800924e:	4640      	mov	r0, r8
 8009250:	f3af 8000 	nop.w
 8009254:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009258:	4681      	mov	r9, r0
 800925a:	d1d6      	bne.n	800920a <_svfiprintf_r+0x166>
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	065b      	lsls	r3, r3, #25
 8009260:	f53f af35 	bmi.w	80090ce <_svfiprintf_r+0x2a>
 8009264:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009266:	b01d      	add	sp, #116	; 0x74
 8009268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800926c:	ab03      	add	r3, sp, #12
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	4622      	mov	r2, r4
 8009272:	4b07      	ldr	r3, [pc, #28]	; (8009290 <_svfiprintf_r+0x1ec>)
 8009274:	a904      	add	r1, sp, #16
 8009276:	4640      	mov	r0, r8
 8009278:	f000 f882 	bl	8009380 <_printf_i>
 800927c:	e7ea      	b.n	8009254 <_svfiprintf_r+0x1b0>
 800927e:	bf00      	nop
 8009280:	08009684 	.word	0x08009684
 8009284:	0800968a 	.word	0x0800968a
 8009288:	0800968e 	.word	0x0800968e
 800928c:	00000000 	.word	0x00000000
 8009290:	08008ff1 	.word	0x08008ff1

08009294 <_printf_common>:
 8009294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009298:	4691      	mov	r9, r2
 800929a:	461f      	mov	r7, r3
 800929c:	688a      	ldr	r2, [r1, #8]
 800929e:	690b      	ldr	r3, [r1, #16]
 80092a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092a4:	4293      	cmp	r3, r2
 80092a6:	bfb8      	it	lt
 80092a8:	4613      	movlt	r3, r2
 80092aa:	f8c9 3000 	str.w	r3, [r9]
 80092ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092b2:	4606      	mov	r6, r0
 80092b4:	460c      	mov	r4, r1
 80092b6:	b112      	cbz	r2, 80092be <_printf_common+0x2a>
 80092b8:	3301      	adds	r3, #1
 80092ba:	f8c9 3000 	str.w	r3, [r9]
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	0699      	lsls	r1, r3, #26
 80092c2:	bf42      	ittt	mi
 80092c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80092c8:	3302      	addmi	r3, #2
 80092ca:	f8c9 3000 	strmi.w	r3, [r9]
 80092ce:	6825      	ldr	r5, [r4, #0]
 80092d0:	f015 0506 	ands.w	r5, r5, #6
 80092d4:	d107      	bne.n	80092e6 <_printf_common+0x52>
 80092d6:	f104 0a19 	add.w	sl, r4, #25
 80092da:	68e3      	ldr	r3, [r4, #12]
 80092dc:	f8d9 2000 	ldr.w	r2, [r9]
 80092e0:	1a9b      	subs	r3, r3, r2
 80092e2:	42ab      	cmp	r3, r5
 80092e4:	dc28      	bgt.n	8009338 <_printf_common+0xa4>
 80092e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80092ea:	6822      	ldr	r2, [r4, #0]
 80092ec:	3300      	adds	r3, #0
 80092ee:	bf18      	it	ne
 80092f0:	2301      	movne	r3, #1
 80092f2:	0692      	lsls	r2, r2, #26
 80092f4:	d42d      	bmi.n	8009352 <_printf_common+0xbe>
 80092f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092fa:	4639      	mov	r1, r7
 80092fc:	4630      	mov	r0, r6
 80092fe:	47c0      	blx	r8
 8009300:	3001      	adds	r0, #1
 8009302:	d020      	beq.n	8009346 <_printf_common+0xb2>
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	68e5      	ldr	r5, [r4, #12]
 8009308:	f8d9 2000 	ldr.w	r2, [r9]
 800930c:	f003 0306 	and.w	r3, r3, #6
 8009310:	2b04      	cmp	r3, #4
 8009312:	bf08      	it	eq
 8009314:	1aad      	subeq	r5, r5, r2
 8009316:	68a3      	ldr	r3, [r4, #8]
 8009318:	6922      	ldr	r2, [r4, #16]
 800931a:	bf0c      	ite	eq
 800931c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009320:	2500      	movne	r5, #0
 8009322:	4293      	cmp	r3, r2
 8009324:	bfc4      	itt	gt
 8009326:	1a9b      	subgt	r3, r3, r2
 8009328:	18ed      	addgt	r5, r5, r3
 800932a:	f04f 0900 	mov.w	r9, #0
 800932e:	341a      	adds	r4, #26
 8009330:	454d      	cmp	r5, r9
 8009332:	d11a      	bne.n	800936a <_printf_common+0xd6>
 8009334:	2000      	movs	r0, #0
 8009336:	e008      	b.n	800934a <_printf_common+0xb6>
 8009338:	2301      	movs	r3, #1
 800933a:	4652      	mov	r2, sl
 800933c:	4639      	mov	r1, r7
 800933e:	4630      	mov	r0, r6
 8009340:	47c0      	blx	r8
 8009342:	3001      	adds	r0, #1
 8009344:	d103      	bne.n	800934e <_printf_common+0xba>
 8009346:	f04f 30ff 	mov.w	r0, #4294967295
 800934a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800934e:	3501      	adds	r5, #1
 8009350:	e7c3      	b.n	80092da <_printf_common+0x46>
 8009352:	18e1      	adds	r1, r4, r3
 8009354:	1c5a      	adds	r2, r3, #1
 8009356:	2030      	movs	r0, #48	; 0x30
 8009358:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800935c:	4422      	add	r2, r4
 800935e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009362:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009366:	3302      	adds	r3, #2
 8009368:	e7c5      	b.n	80092f6 <_printf_common+0x62>
 800936a:	2301      	movs	r3, #1
 800936c:	4622      	mov	r2, r4
 800936e:	4639      	mov	r1, r7
 8009370:	4630      	mov	r0, r6
 8009372:	47c0      	blx	r8
 8009374:	3001      	adds	r0, #1
 8009376:	d0e6      	beq.n	8009346 <_printf_common+0xb2>
 8009378:	f109 0901 	add.w	r9, r9, #1
 800937c:	e7d8      	b.n	8009330 <_printf_common+0x9c>
	...

08009380 <_printf_i>:
 8009380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009384:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009388:	460c      	mov	r4, r1
 800938a:	7e09      	ldrb	r1, [r1, #24]
 800938c:	b085      	sub	sp, #20
 800938e:	296e      	cmp	r1, #110	; 0x6e
 8009390:	4617      	mov	r7, r2
 8009392:	4606      	mov	r6, r0
 8009394:	4698      	mov	r8, r3
 8009396:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009398:	f000 80b3 	beq.w	8009502 <_printf_i+0x182>
 800939c:	d822      	bhi.n	80093e4 <_printf_i+0x64>
 800939e:	2963      	cmp	r1, #99	; 0x63
 80093a0:	d036      	beq.n	8009410 <_printf_i+0x90>
 80093a2:	d80a      	bhi.n	80093ba <_printf_i+0x3a>
 80093a4:	2900      	cmp	r1, #0
 80093a6:	f000 80b9 	beq.w	800951c <_printf_i+0x19c>
 80093aa:	2958      	cmp	r1, #88	; 0x58
 80093ac:	f000 8083 	beq.w	80094b6 <_printf_i+0x136>
 80093b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80093b8:	e032      	b.n	8009420 <_printf_i+0xa0>
 80093ba:	2964      	cmp	r1, #100	; 0x64
 80093bc:	d001      	beq.n	80093c2 <_printf_i+0x42>
 80093be:	2969      	cmp	r1, #105	; 0x69
 80093c0:	d1f6      	bne.n	80093b0 <_printf_i+0x30>
 80093c2:	6820      	ldr	r0, [r4, #0]
 80093c4:	6813      	ldr	r3, [r2, #0]
 80093c6:	0605      	lsls	r5, r0, #24
 80093c8:	f103 0104 	add.w	r1, r3, #4
 80093cc:	d52a      	bpl.n	8009424 <_printf_i+0xa4>
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6011      	str	r1, [r2, #0]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	da03      	bge.n	80093de <_printf_i+0x5e>
 80093d6:	222d      	movs	r2, #45	; 0x2d
 80093d8:	425b      	negs	r3, r3
 80093da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80093de:	486f      	ldr	r0, [pc, #444]	; (800959c <_printf_i+0x21c>)
 80093e0:	220a      	movs	r2, #10
 80093e2:	e039      	b.n	8009458 <_printf_i+0xd8>
 80093e4:	2973      	cmp	r1, #115	; 0x73
 80093e6:	f000 809d 	beq.w	8009524 <_printf_i+0x1a4>
 80093ea:	d808      	bhi.n	80093fe <_printf_i+0x7e>
 80093ec:	296f      	cmp	r1, #111	; 0x6f
 80093ee:	d020      	beq.n	8009432 <_printf_i+0xb2>
 80093f0:	2970      	cmp	r1, #112	; 0x70
 80093f2:	d1dd      	bne.n	80093b0 <_printf_i+0x30>
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	f043 0320 	orr.w	r3, r3, #32
 80093fa:	6023      	str	r3, [r4, #0]
 80093fc:	e003      	b.n	8009406 <_printf_i+0x86>
 80093fe:	2975      	cmp	r1, #117	; 0x75
 8009400:	d017      	beq.n	8009432 <_printf_i+0xb2>
 8009402:	2978      	cmp	r1, #120	; 0x78
 8009404:	d1d4      	bne.n	80093b0 <_printf_i+0x30>
 8009406:	2378      	movs	r3, #120	; 0x78
 8009408:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800940c:	4864      	ldr	r0, [pc, #400]	; (80095a0 <_printf_i+0x220>)
 800940e:	e055      	b.n	80094bc <_printf_i+0x13c>
 8009410:	6813      	ldr	r3, [r2, #0]
 8009412:	1d19      	adds	r1, r3, #4
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6011      	str	r1, [r2, #0]
 8009418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800941c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009420:	2301      	movs	r3, #1
 8009422:	e08c      	b.n	800953e <_printf_i+0x1be>
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	6011      	str	r1, [r2, #0]
 8009428:	f010 0f40 	tst.w	r0, #64	; 0x40
 800942c:	bf18      	it	ne
 800942e:	b21b      	sxthne	r3, r3
 8009430:	e7cf      	b.n	80093d2 <_printf_i+0x52>
 8009432:	6813      	ldr	r3, [r2, #0]
 8009434:	6825      	ldr	r5, [r4, #0]
 8009436:	1d18      	adds	r0, r3, #4
 8009438:	6010      	str	r0, [r2, #0]
 800943a:	0628      	lsls	r0, r5, #24
 800943c:	d501      	bpl.n	8009442 <_printf_i+0xc2>
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	e002      	b.n	8009448 <_printf_i+0xc8>
 8009442:	0668      	lsls	r0, r5, #25
 8009444:	d5fb      	bpl.n	800943e <_printf_i+0xbe>
 8009446:	881b      	ldrh	r3, [r3, #0]
 8009448:	4854      	ldr	r0, [pc, #336]	; (800959c <_printf_i+0x21c>)
 800944a:	296f      	cmp	r1, #111	; 0x6f
 800944c:	bf14      	ite	ne
 800944e:	220a      	movne	r2, #10
 8009450:	2208      	moveq	r2, #8
 8009452:	2100      	movs	r1, #0
 8009454:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009458:	6865      	ldr	r5, [r4, #4]
 800945a:	60a5      	str	r5, [r4, #8]
 800945c:	2d00      	cmp	r5, #0
 800945e:	f2c0 8095 	blt.w	800958c <_printf_i+0x20c>
 8009462:	6821      	ldr	r1, [r4, #0]
 8009464:	f021 0104 	bic.w	r1, r1, #4
 8009468:	6021      	str	r1, [r4, #0]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d13d      	bne.n	80094ea <_printf_i+0x16a>
 800946e:	2d00      	cmp	r5, #0
 8009470:	f040 808e 	bne.w	8009590 <_printf_i+0x210>
 8009474:	4665      	mov	r5, ip
 8009476:	2a08      	cmp	r2, #8
 8009478:	d10b      	bne.n	8009492 <_printf_i+0x112>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	07db      	lsls	r3, r3, #31
 800947e:	d508      	bpl.n	8009492 <_printf_i+0x112>
 8009480:	6923      	ldr	r3, [r4, #16]
 8009482:	6862      	ldr	r2, [r4, #4]
 8009484:	429a      	cmp	r2, r3
 8009486:	bfde      	ittt	le
 8009488:	2330      	movle	r3, #48	; 0x30
 800948a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800948e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009492:	ebac 0305 	sub.w	r3, ip, r5
 8009496:	6123      	str	r3, [r4, #16]
 8009498:	f8cd 8000 	str.w	r8, [sp]
 800949c:	463b      	mov	r3, r7
 800949e:	aa03      	add	r2, sp, #12
 80094a0:	4621      	mov	r1, r4
 80094a2:	4630      	mov	r0, r6
 80094a4:	f7ff fef6 	bl	8009294 <_printf_common>
 80094a8:	3001      	adds	r0, #1
 80094aa:	d14d      	bne.n	8009548 <_printf_i+0x1c8>
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	b005      	add	sp, #20
 80094b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094b6:	4839      	ldr	r0, [pc, #228]	; (800959c <_printf_i+0x21c>)
 80094b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80094bc:	6813      	ldr	r3, [r2, #0]
 80094be:	6821      	ldr	r1, [r4, #0]
 80094c0:	1d1d      	adds	r5, r3, #4
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	6015      	str	r5, [r2, #0]
 80094c6:	060a      	lsls	r2, r1, #24
 80094c8:	d50b      	bpl.n	80094e2 <_printf_i+0x162>
 80094ca:	07ca      	lsls	r2, r1, #31
 80094cc:	bf44      	itt	mi
 80094ce:	f041 0120 	orrmi.w	r1, r1, #32
 80094d2:	6021      	strmi	r1, [r4, #0]
 80094d4:	b91b      	cbnz	r3, 80094de <_printf_i+0x15e>
 80094d6:	6822      	ldr	r2, [r4, #0]
 80094d8:	f022 0220 	bic.w	r2, r2, #32
 80094dc:	6022      	str	r2, [r4, #0]
 80094de:	2210      	movs	r2, #16
 80094e0:	e7b7      	b.n	8009452 <_printf_i+0xd2>
 80094e2:	064d      	lsls	r5, r1, #25
 80094e4:	bf48      	it	mi
 80094e6:	b29b      	uxthmi	r3, r3
 80094e8:	e7ef      	b.n	80094ca <_printf_i+0x14a>
 80094ea:	4665      	mov	r5, ip
 80094ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80094f0:	fb02 3311 	mls	r3, r2, r1, r3
 80094f4:	5cc3      	ldrb	r3, [r0, r3]
 80094f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80094fa:	460b      	mov	r3, r1
 80094fc:	2900      	cmp	r1, #0
 80094fe:	d1f5      	bne.n	80094ec <_printf_i+0x16c>
 8009500:	e7b9      	b.n	8009476 <_printf_i+0xf6>
 8009502:	6813      	ldr	r3, [r2, #0]
 8009504:	6825      	ldr	r5, [r4, #0]
 8009506:	6961      	ldr	r1, [r4, #20]
 8009508:	1d18      	adds	r0, r3, #4
 800950a:	6010      	str	r0, [r2, #0]
 800950c:	0628      	lsls	r0, r5, #24
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	d501      	bpl.n	8009516 <_printf_i+0x196>
 8009512:	6019      	str	r1, [r3, #0]
 8009514:	e002      	b.n	800951c <_printf_i+0x19c>
 8009516:	066a      	lsls	r2, r5, #25
 8009518:	d5fb      	bpl.n	8009512 <_printf_i+0x192>
 800951a:	8019      	strh	r1, [r3, #0]
 800951c:	2300      	movs	r3, #0
 800951e:	6123      	str	r3, [r4, #16]
 8009520:	4665      	mov	r5, ip
 8009522:	e7b9      	b.n	8009498 <_printf_i+0x118>
 8009524:	6813      	ldr	r3, [r2, #0]
 8009526:	1d19      	adds	r1, r3, #4
 8009528:	6011      	str	r1, [r2, #0]
 800952a:	681d      	ldr	r5, [r3, #0]
 800952c:	6862      	ldr	r2, [r4, #4]
 800952e:	2100      	movs	r1, #0
 8009530:	4628      	mov	r0, r5
 8009532:	f7f6 fe7d 	bl	8000230 <memchr>
 8009536:	b108      	cbz	r0, 800953c <_printf_i+0x1bc>
 8009538:	1b40      	subs	r0, r0, r5
 800953a:	6060      	str	r0, [r4, #4]
 800953c:	6863      	ldr	r3, [r4, #4]
 800953e:	6123      	str	r3, [r4, #16]
 8009540:	2300      	movs	r3, #0
 8009542:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009546:	e7a7      	b.n	8009498 <_printf_i+0x118>
 8009548:	6923      	ldr	r3, [r4, #16]
 800954a:	462a      	mov	r2, r5
 800954c:	4639      	mov	r1, r7
 800954e:	4630      	mov	r0, r6
 8009550:	47c0      	blx	r8
 8009552:	3001      	adds	r0, #1
 8009554:	d0aa      	beq.n	80094ac <_printf_i+0x12c>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	079b      	lsls	r3, r3, #30
 800955a:	d413      	bmi.n	8009584 <_printf_i+0x204>
 800955c:	68e0      	ldr	r0, [r4, #12]
 800955e:	9b03      	ldr	r3, [sp, #12]
 8009560:	4298      	cmp	r0, r3
 8009562:	bfb8      	it	lt
 8009564:	4618      	movlt	r0, r3
 8009566:	e7a3      	b.n	80094b0 <_printf_i+0x130>
 8009568:	2301      	movs	r3, #1
 800956a:	464a      	mov	r2, r9
 800956c:	4639      	mov	r1, r7
 800956e:	4630      	mov	r0, r6
 8009570:	47c0      	blx	r8
 8009572:	3001      	adds	r0, #1
 8009574:	d09a      	beq.n	80094ac <_printf_i+0x12c>
 8009576:	3501      	adds	r5, #1
 8009578:	68e3      	ldr	r3, [r4, #12]
 800957a:	9a03      	ldr	r2, [sp, #12]
 800957c:	1a9b      	subs	r3, r3, r2
 800957e:	42ab      	cmp	r3, r5
 8009580:	dcf2      	bgt.n	8009568 <_printf_i+0x1e8>
 8009582:	e7eb      	b.n	800955c <_printf_i+0x1dc>
 8009584:	2500      	movs	r5, #0
 8009586:	f104 0919 	add.w	r9, r4, #25
 800958a:	e7f5      	b.n	8009578 <_printf_i+0x1f8>
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1ac      	bne.n	80094ea <_printf_i+0x16a>
 8009590:	7803      	ldrb	r3, [r0, #0]
 8009592:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009596:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800959a:	e76c      	b.n	8009476 <_printf_i+0xf6>
 800959c:	08009695 	.word	0x08009695
 80095a0:	080096a6 	.word	0x080096a6

080095a4 <memmove>:
 80095a4:	4288      	cmp	r0, r1
 80095a6:	b510      	push	{r4, lr}
 80095a8:	eb01 0302 	add.w	r3, r1, r2
 80095ac:	d807      	bhi.n	80095be <memmove+0x1a>
 80095ae:	1e42      	subs	r2, r0, #1
 80095b0:	4299      	cmp	r1, r3
 80095b2:	d00a      	beq.n	80095ca <memmove+0x26>
 80095b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80095bc:	e7f8      	b.n	80095b0 <memmove+0xc>
 80095be:	4283      	cmp	r3, r0
 80095c0:	d9f5      	bls.n	80095ae <memmove+0xa>
 80095c2:	1881      	adds	r1, r0, r2
 80095c4:	1ad2      	subs	r2, r2, r3
 80095c6:	42d3      	cmn	r3, r2
 80095c8:	d100      	bne.n	80095cc <memmove+0x28>
 80095ca:	bd10      	pop	{r4, pc}
 80095cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80095d4:	e7f7      	b.n	80095c6 <memmove+0x22>

080095d6 <_realloc_r>:
 80095d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d8:	4607      	mov	r7, r0
 80095da:	4614      	mov	r4, r2
 80095dc:	460e      	mov	r6, r1
 80095de:	b921      	cbnz	r1, 80095ea <_realloc_r+0x14>
 80095e0:	4611      	mov	r1, r2
 80095e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095e6:	f7ff bc77 	b.w	8008ed8 <_malloc_r>
 80095ea:	b922      	cbnz	r2, 80095f6 <_realloc_r+0x20>
 80095ec:	f7ff fc26 	bl	8008e3c <_free_r>
 80095f0:	4625      	mov	r5, r4
 80095f2:	4628      	mov	r0, r5
 80095f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095f6:	f000 f814 	bl	8009622 <_malloc_usable_size_r>
 80095fa:	42a0      	cmp	r0, r4
 80095fc:	d20f      	bcs.n	800961e <_realloc_r+0x48>
 80095fe:	4621      	mov	r1, r4
 8009600:	4638      	mov	r0, r7
 8009602:	f7ff fc69 	bl	8008ed8 <_malloc_r>
 8009606:	4605      	mov	r5, r0
 8009608:	2800      	cmp	r0, #0
 800960a:	d0f2      	beq.n	80095f2 <_realloc_r+0x1c>
 800960c:	4631      	mov	r1, r6
 800960e:	4622      	mov	r2, r4
 8009610:	f7ff fc00 	bl	8008e14 <memcpy>
 8009614:	4631      	mov	r1, r6
 8009616:	4638      	mov	r0, r7
 8009618:	f7ff fc10 	bl	8008e3c <_free_r>
 800961c:	e7e9      	b.n	80095f2 <_realloc_r+0x1c>
 800961e:	4635      	mov	r5, r6
 8009620:	e7e7      	b.n	80095f2 <_realloc_r+0x1c>

08009622 <_malloc_usable_size_r>:
 8009622:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009626:	1f18      	subs	r0, r3, #4
 8009628:	2b00      	cmp	r3, #0
 800962a:	bfbc      	itt	lt
 800962c:	580b      	ldrlt	r3, [r1, r0]
 800962e:	18c0      	addlt	r0, r0, r3
 8009630:	4770      	bx	lr
	...

08009634 <_init>:
 8009634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009636:	bf00      	nop
 8009638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800963a:	bc08      	pop	{r3}
 800963c:	469e      	mov	lr, r3
 800963e:	4770      	bx	lr

08009640 <_fini>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr
