INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_13/project_13.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_13/project_13.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_13/project_13.srcs/sources_1/new/traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_13/project_13.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
