<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNRegPressure.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNRegPressure.cpp.html'>GCNRegPressure.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- GCNRegPressure.cpp -------------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="GCNRegPressure.h.html">"GCNRegPressure.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="36">36</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::printLivesAt' data-ref="_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">printLivesAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="1SI" title='SI' data-type='llvm::SlotIndex' data-ref="1SI">SI</dfn>,</td></tr>
<tr><th id="37">37</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col2 decl" id="2LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="2LIS">LIS</dfn>,</td></tr>
<tr><th id="38">38</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="3MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3MRI">MRI</dfn>) {</td></tr>
<tr><th id="39">39</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live regs at "</q> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#1SI" title='SI' data-ref="1SI">SI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="40">40</th><td>         <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#2LIS" title='LIS' data-ref="2LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#1SI" title='SI' data-ref="1SI">SI</a>);</td></tr>
<tr><th id="41">41</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="4Num" title='Num' data-type='unsigned int' data-ref="4Num">Num</dfn> = <var>0</var>;</td></tr>
<tr><th id="42">42</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="5I" title='I' data-type='unsigned int' data-ref="5I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="6E" title='E' data-type='unsigned int' data-ref="6E">E</dfn> = <a class="local col3 ref" href="#3MRI" title='MRI' data-ref="3MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a> != <a class="local col6 ref" href="#6E" title='E' data-ref="6E">E</a>; ++<a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>) {</td></tr>
<tr><th id="43">43</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='const unsigned int' data-ref="7Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>);</td></tr>
<tr><th id="44">44</th><td>    <b>if</b> (!<a class="local col2 ref" href="#2LIS" title='LIS' data-ref="2LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>))</td></tr>
<tr><th id="45">45</th><td>      <b>continue</b>;</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="8LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="8LI">LI</dfn> = <a class="local col2 ref" href="#2LIS" title='LIS' data-ref="2LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>);</td></tr>
<tr><th id="47">47</th><td>    <b>if</b> (<a class="local col8 ref" href="#8LI" title='LI' data-ref="8LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="48">48</th><td>      <em>bool</em> <dfn class="local col9 decl" id="9firstTime" title='firstTime' data-type='bool' data-ref="9firstTime">firstTime</dfn> = <b>true</b>;</td></tr>
<tr><th id="49">49</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="10S" title='S' data-type='const llvm::LiveInterval::SubRange &amp;' data-ref="10S">S</dfn> : <a class="local col8 ref" href="#8LI" title='LI' data-ref="8LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="50">50</th><td>        <b>if</b> (!<a class="local col0 ref" href="#10S" title='S' data-ref="10S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#1SI" title='SI' data-ref="1SI">SI</a>)) <b>continue</b>;</td></tr>
<tr><th id="51">51</th><td>        <b>if</b> (<a class="local col9 ref" href="#9firstTime" title='firstTime' data-ref="9firstTime">firstTime</a>) {</td></tr>
<tr><th id="52">52</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>, <a class="local col3 ref" href="#3MRI" title='MRI' data-ref="3MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>())</td></tr>
<tr><th id="53">53</th><td>                 <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="54">54</th><td>          <a class="local col9 ref" href="#9firstTime" title='firstTime' data-ref="9firstTime">firstTime</a> = <b>false</b>;</td></tr>
<tr><th id="55">55</th><td>        }</td></tr>
<tr><th id="56">56</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveInterval8SubRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveInterval8SubRangeE">&lt;&lt;</a> <a class="local col0 ref" href="#10S" title='S' data-ref="10S">S</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="57">57</th><td>        ++<a class="local col4 ref" href="#4Num" title='Num' data-ref="4Num">Num</a>;</td></tr>
<tr><th id="58">58</th><td>      }</td></tr>
<tr><th id="59">59</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8LI" title='LI' data-ref="8LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#1SI" title='SI' data-ref="1SI">SI</a>)) {</td></tr>
<tr><th id="60">60</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col8 ref" href="#8LI" title='LI' data-ref="8LI">LI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="61">61</th><td>      ++<a class="local col4 ref" href="#4Num" title='Num' data-ref="4Num">Num</a>;</td></tr>
<tr><th id="62">62</th><td>    }</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (!<a class="local col4 ref" href="#4Num" title='Num' data-ref="4Num">Num</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  &lt;none&gt;\n"</q>;</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isEqualRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_" title='isEqual' data-type='bool isEqual(const GCNRPTracker::LiveRegSet &amp; S1, const GCNRPTracker::LiveRegSet &amp; S2)' data-ref="_ZL7isEqualRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_">isEqual</dfn>(<em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col1 decl" id="11S1" title='S1' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="11S1">S1</dfn>,</td></tr>
<tr><th id="68">68</th><td>                    <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col2 decl" id="12S2" title='S2' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="12S2">S2</dfn>) {</td></tr>
<tr><th id="69">69</th><td>  <b>if</b> (<a class="local col1 ref" href="#11S1" title='S1' data-ref="11S1">S1</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv">size</a>() != <a class="local col2 ref" href="#12S2" title='S2' data-ref="12S2">S2</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv">size</a>())</td></tr>
<tr><th id="70">70</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="13P" title='P' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="13P">P</dfn> : <a class="local col1 ref" href="#11S1" title='S1' data-ref="11S1">S1</a>) {</td></tr>
<tr><th id="73">73</th><td>    <em>auto</em> <dfn class="local col4 decl" id="14I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, true&gt;' data-ref="14I">I</dfn> = <a class="local col2 ref" href="#12S2" title='S2' data-ref="12S2">S2</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#13P" title='P' data-ref="13P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="74">74</th><td>    <b>if</b> (<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="local col2 ref" href="#12S2" title='S2' data-ref="12S2">S2</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>() || <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskneES0_" title='llvm::LaneBitmask::operator!=' data-ref="_ZNK4llvm11LaneBitmaskneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#13P" title='P' data-ref="13P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="75">75</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="34">endif</span></u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="82">82</th><td><i>// GCNRegPressure</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>unsigned</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def" id="_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::getRegKind' data-ref="_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE">getRegKind</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="16MRI">MRI</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 86, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>));</td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="17RC" title='RC' data-type='const llvm::TargetRegisterClass *const' data-ref="17RC">RC</dfn> = <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>);</td></tr>
<tr><th id="88">88</th><td>  <em>auto</em> <dfn class="local col8 decl" id="18STI" title='STI' data-type='auto' data-ref="18STI">STI</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(MRI.getTargetRegisterInfo());</td></tr>
<tr><th id="89">89</th><td>  <b>return</b> STI-&gt;isSGPRClass(RC) ?</td></tr>
<tr><th id="90">90</th><td>    (STI-&gt;getRegSizeInBits(*RC) == <var>32</var> ? SGPR32 : SGPR_TUPLE) :</td></tr>
<tr><th id="91">91</th><td>    (STI-&gt;getRegSizeInBits(*RC) == <var>32</var> ? VGPR32 : VGPR_TUPLE);</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def" id="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg">Reg</dfn>,</td></tr>
<tr><th id="95">95</th><td>                         <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="20PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="20PrevMask">PrevMask</dfn>,</td></tr>
<tr><th id="96">96</th><td>                         <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="21NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="21NewMask">NewMask</dfn>,</td></tr>
<tr><th id="97">97</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="22MRI">MRI</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a>)</td></tr>
<tr><th id="99">99</th><td>    <b>return</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>int</em> <dfn class="local col3 decl" id="23Sign" title='Sign' data-type='int' data-ref="23Sign">Sign</dfn> = <var>1</var>;</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (<a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a>) {</td></tr>
<tr><th id="103">103</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a></span>, <span class='refarg'><a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a></span>);</td></tr>
<tr><th id="104">104</th><td>    <a class="local col3 ref" href="#23Sign" title='Sign' data-ref="23Sign">Sign</a> = -<var>1</var>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="107">107</th><td>  <em>const</em> <em>auto</em> <dfn class="local col4 decl" id="24MaxMask" title='MaxMask' data-type='const llvm::LaneBitmask' data-ref="24MaxMask">MaxMask</dfn> = <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>);</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="109">109</th><td>  <b>switch</b> (<em>auto</em> <dfn class="local col5 decl" id="25Kind" title='Kind' data-type='unsigned int' data-ref="25Kind"><a class="local col5 ref" href="#25Kind" title='Kind' data-ref="25Kind">Kind</a></dfn> = <a class="member" href="#_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::getRegKind' data-ref="_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE">getRegKind</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>, <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>)) {</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::SGPR32" title='llvm::GCNRegPressure::RegKind::SGPR32' data-ref="llvm::GCNRegPressure::RegKind::SGPR32">SGPR32</a>:</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::VGPR32" title='llvm::GCNRegPressure::RegKind::VGPR32' data-ref="llvm::GCNRegPressure::RegKind::VGPR32">VGPR32</a>:</td></tr>
<tr><th id="112">112</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PrevMask.none() &amp;&amp; NewMask == MaxMask) ? void (0) : __assert_fail (&quot;PrevMask.none() &amp;&amp; NewMask == MaxMask&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 112, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() &amp;&amp; <a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#24MaxMask" title='MaxMask' data-ref="24MaxMask">MaxMask</a>);</td></tr>
<tr><th id="113">113</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col5 ref" href="#25Kind" title='Kind' data-ref="25Kind">Kind</a>] += <a class="local col3 ref" href="#23Sign" title='Sign' data-ref="23Sign">Sign</a>;</td></tr>
<tr><th id="114">114</th><td>    <b>break</b>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::SGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::SGPR_TUPLE">SGPR_TUPLE</a>:</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::VGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::VGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::VGPR_TUPLE">VGPR_TUPLE</a>:</td></tr>
<tr><th id="118">118</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMask &lt; MaxMask || NewMask == MaxMask) ? void (0) : __assert_fail (&quot;NewMask &lt; MaxMask || NewMask == MaxMask&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 118, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#24MaxMask" title='MaxMask' data-ref="24MaxMask">MaxMask</a> || <a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#24MaxMask" title='MaxMask' data-ref="24MaxMask">MaxMask</a>);</td></tr>
<tr><th id="119">119</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PrevMask &lt; NewMask) ? void (0) : __assert_fail (&quot;PrevMask &lt; NewMask&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col5 ref" href="#25Kind" title='Kind' data-ref="25Kind">Kind</a> == <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::SGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::SGPR_TUPLE">SGPR_TUPLE</a> ? <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::SGPR32" title='llvm::GCNRegPressure::RegKind::SGPR32' data-ref="llvm::GCNRegPressure::RegKind::SGPR32">SGPR32</a> : <a class="enum" href="GCNRegPressure.h.html#llvm::GCNRegPressure::RegKind::VGPR32" title='llvm::GCNRegPressure::RegKind::VGPR32' data-ref="llvm::GCNRegPressure::RegKind::VGPR32">VGPR32</a>] +=</td></tr>
<tr><th id="122">122</th><td>      <a class="local col3 ref" href="#23Sign" title='Sign' data-ref="23Sign">Sign</a> * (<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask11getNumLanesEv" title='llvm::LaneBitmask::getNumLanes' data-ref="_ZNK4llvm11LaneBitmask11getNumLanesEv">getNumLanes</a>();</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (<a class="local col0 ref" href="#20PrevMask" title='PrevMask' data-ref="20PrevMask">PrevMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="125">125</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMask.any()) ? void (0) : __assert_fail (&quot;NewMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 125, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#21NewMask" title='NewMask' data-ref="21NewMask">NewMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="126">126</th><td>      <a class="member" href="GCNRegPressure.h.html#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col5 ref" href="#25Kind" title='Kind' data-ref="25Kind">Kind</a>] += <a class="local col3 ref" href="#23Sign" title='Sign' data-ref="23Sign">Sign</a> * <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="127">127</th><td>    }</td></tr>
<tr><th id="128">128</th><td>    <b>break</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown register kind&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 130)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown register kind"</q>);</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def" id="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="26ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="26ST">ST</dfn>,</td></tr>
<tr><th id="135">135</th><td>                          <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>&amp; <dfn class="local col7 decl" id="27O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="27O">O</dfn>,</td></tr>
<tr><th id="136">136</th><td>                          <em>unsigned</em> <dfn class="local col8 decl" id="28MaxOccupancy" title='MaxOccupancy' data-type='unsigned int' data-ref="28MaxOccupancy">MaxOccupancy</dfn>) <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="29SGPROcc" title='SGPROcc' data-type='const unsigned int' data-ref="29SGPROcc">SGPROcc</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#28MaxOccupancy" title='MaxOccupancy' data-ref="28MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="138">138</th><td>                                <a class="local col6 ref" href="#26ST" title='ST' data-ref="26ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()));</td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <em>auto</em> <dfn class="local col0 decl" id="30VGPROcc" title='VGPROcc' data-type='const unsigned int' data-ref="30VGPROcc">VGPROcc</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#28MaxOccupancy" title='MaxOccupancy' data-ref="28MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="140">140</th><td>                                <a class="local col6 ref" href="#26ST" title='ST' data-ref="26ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()));</td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="31OtherSGPROcc" title='OtherSGPROcc' data-type='const unsigned int' data-ref="31OtherSGPROcc">OtherSGPROcc</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#28MaxOccupancy" title='MaxOccupancy' data-ref="28MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="142">142</th><td>                                <a class="local col6 ref" href="#26ST" title='ST' data-ref="26ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()));</td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="32OtherVGPROcc" title='OtherVGPROcc' data-type='const unsigned int' data-ref="32OtherVGPROcc">OtherVGPROcc</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#28MaxOccupancy" title='MaxOccupancy' data-ref="28MaxOccupancy">MaxOccupancy</a>,</td></tr>
<tr><th id="144">144</th><td>                                <a class="local col6 ref" href="#26ST" title='ST' data-ref="26ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()));</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="33Occ" title='Occ' data-type='const unsigned int' data-ref="33Occ">Occ</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col9 ref" href="#29SGPROcc" title='SGPROcc' data-ref="29SGPROcc">SGPROcc</a>, <a class="local col0 ref" href="#30VGPROcc" title='VGPROcc' data-ref="30VGPROcc">VGPROcc</a>);</td></tr>
<tr><th id="147">147</th><td>  <em>const</em> <em>auto</em> <dfn class="local col4 decl" id="34OtherOcc" title='OtherOcc' data-type='const unsigned int' data-ref="34OtherOcc">OtherOcc</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#31OtherSGPROcc" title='OtherSGPROcc' data-ref="31OtherSGPROcc">OtherSGPROcc</a>, <a class="local col2 ref" href="#32OtherVGPROcc" title='OtherVGPROcc' data-ref="32OtherVGPROcc">OtherVGPROcc</a>);</td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="local col3 ref" href="#33Occ" title='Occ' data-ref="33Occ">Occ</a> != <a class="local col4 ref" href="#34OtherOcc" title='OtherOcc' data-ref="34OtherOcc">OtherOcc</a>)</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <a class="local col3 ref" href="#33Occ" title='Occ' data-ref="33Occ">Occ</a> &gt; <a class="local col4 ref" href="#34OtherOcc" title='OtherOcc' data-ref="34OtherOcc">OtherOcc</a>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="local col5 decl" id="35SGPRImportant" title='SGPRImportant' data-type='bool' data-ref="35SGPRImportant">SGPRImportant</dfn> = <a class="local col9 ref" href="#29SGPROcc" title='SGPROcc' data-ref="29SGPROcc">SGPROcc</a> &lt; <a class="local col0 ref" href="#30VGPROcc" title='VGPROcc' data-ref="30VGPROcc">VGPROcc</a>;</td></tr>
<tr><th id="152">152</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="36OtherSGPRImportant" title='OtherSGPRImportant' data-type='const bool' data-ref="36OtherSGPRImportant">OtherSGPRImportant</dfn> = <a class="local col1 ref" href="#31OtherSGPROcc" title='OtherSGPROcc' data-ref="31OtherSGPROcc">OtherSGPROcc</a> &lt; <a class="local col2 ref" href="#32OtherVGPROcc" title='OtherVGPROcc' data-ref="32OtherVGPROcc">OtherVGPROcc</a>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i>// if both pressures disagree on what is more important compare vgprs</i></td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (<a class="local col5 ref" href="#35SGPRImportant" title='SGPRImportant' data-ref="35SGPRImportant">SGPRImportant</a> != <a class="local col6 ref" href="#36OtherSGPRImportant" title='OtherSGPRImportant' data-ref="36OtherSGPRImportant">OtherSGPRImportant</a>) {</td></tr>
<tr><th id="156">156</th><td>    <a class="local col5 ref" href="#35SGPRImportant" title='SGPRImportant' data-ref="35SGPRImportant">SGPRImportant</a> = <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i>// compare large regs pressure</i></td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <dfn class="local col7 decl" id="37SGPRFirst" title='SGPRFirst' data-type='bool' data-ref="37SGPRFirst">SGPRFirst</dfn> = <a class="local col5 ref" href="#35SGPRImportant" title='SGPRImportant' data-ref="35SGPRImportant">SGPRImportant</a>;</td></tr>
<tr><th id="161">161</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="38I" title='I' data-type='int' data-ref="38I">I</dfn> = <var>2</var>; <a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a> &gt; <var>0</var>; --<a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a>, <a class="local col7 ref" href="#37SGPRFirst" title='SGPRFirst' data-ref="37SGPRFirst">SGPRFirst</a> = !<a class="local col7 ref" href="#37SGPRFirst" title='SGPRFirst' data-ref="37SGPRFirst">SGPRFirst</a>) {</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="local col7 ref" href="#37SGPRFirst" title='SGPRFirst' data-ref="37SGPRFirst">SGPRFirst</a>) {</td></tr>
<tr><th id="163">163</th><td>      <em>auto</em> <dfn class="local col9 decl" id="39SW" title='SW' data-type='unsigned int' data-ref="39SW">SW</dfn> = <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</a>();</td></tr>
<tr><th id="164">164</th><td>      <em>auto</em> <dfn class="local col0 decl" id="40OtherSW" title='OtherSW' data-type='unsigned int' data-ref="40OtherSW">OtherSW</dfn> = <a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</a>();</td></tr>
<tr><th id="165">165</th><td>      <b>if</b> (<a class="local col9 ref" href="#39SW" title='SW' data-ref="39SW">SW</a> != <a class="local col0 ref" href="#40OtherSW" title='OtherSW' data-ref="40OtherSW">OtherSW</a>)</td></tr>
<tr><th id="166">166</th><td>        <b>return</b> <a class="local col9 ref" href="#39SW" title='SW' data-ref="39SW">SW</a> &lt; <a class="local col0 ref" href="#40OtherSW" title='OtherSW' data-ref="40OtherSW">OtherSW</a>;</td></tr>
<tr><th id="167">167</th><td>    } <b>else</b> {</td></tr>
<tr><th id="168">168</th><td>      <em>auto</em> <dfn class="local col1 decl" id="41VW" title='VW' data-type='unsigned int' data-ref="41VW">VW</dfn> = <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</a>();</td></tr>
<tr><th id="169">169</th><td>      <em>auto</em> <dfn class="local col2 decl" id="42OtherVW" title='OtherVW' data-type='unsigned int' data-ref="42OtherVW">OtherVW</dfn> = <a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</a>();</td></tr>
<tr><th id="170">170</th><td>      <b>if</b> (<a class="local col1 ref" href="#41VW" title='VW' data-ref="41VW">VW</a> != <a class="local col2 ref" href="#42OtherVW" title='OtherVW' data-ref="42OtherVW">OtherVW</a>)</td></tr>
<tr><th id="171">171</th><td>        <b>return</b> <a class="local col1 ref" href="#41VW" title='VW' data-ref="41VW">VW</a> &lt; <a class="local col2 ref" href="#42OtherVW" title='OtherVW' data-ref="42OtherVW">OtherVW</a>;</td></tr>
<tr><th id="172">172</th><td>    }</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td>  <b>return</b> <a class="local col5 ref" href="#35SGPRImportant" title='SGPRImportant' data-ref="35SGPRImportant">SGPRImportant</a> ? (<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>() &lt; <a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()):</td></tr>
<tr><th id="175">175</th><td>                         (<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>() &lt; <a class="local col7 ref" href="#27O" title='O' data-ref="27O">O</a>.<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>());</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#<span data-ppcond="178">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="179">179</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="180">180</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>::<dfn class="decl def" id="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="43OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="43OS">OS</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col4 decl" id="44ST" title='ST' data-type='const llvm::GCNSubtarget *' data-ref="44ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"VGPRs: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>();</td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>) <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(O"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="183">183</th><td>  <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", SGPRs: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>();</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>) <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(O"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="185">185</th><td>  <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", LVGPR WT: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</a>()</td></tr>
<tr><th id="186">186</th><td>     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", LSGPR WT: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</a>();</td></tr>
<tr><th id="187">187</th><td>  <b>if</b> (<a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>) <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; Occ: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(*<a class="local col4 ref" href="#44ST" title='ST' data-ref="44ST">ST</a>);</td></tr>
<tr><th id="188">188</th><td>  <a class="local col3 ref" href="#43OS" title='OS' data-ref="43OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td><u>#<span data-ppcond="178">endif</span></u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-type='llvm::LaneBitmask getDefRegMask(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="46MRI">MRI</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef() &amp;&amp; MO.isReg() &amp;&amp; TargetRegisterInfo::isVirtualRegister(MO.getReg())) ? void (0) : __assert_fail (&quot;MO.isDef() &amp;&amp; MO.isReg() &amp;&amp; TargetRegisterInfo::isVirtualRegister(MO.getReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// We don't rely on read-undef flag because in case of tentative schedule</i></td></tr>
<tr><th id="198">198</th><td><i>  // tracking it isn't set correctly yet. This works correctly however since</i></td></tr>
<tr><th id="199">199</th><td><i>  // use mask has been tracked before using LIS.</i></td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> ?</td></tr>
<tr><th id="201">201</th><td>    <a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) :</td></tr>
<tr><th id="202">202</th><td>    <a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getUsedRegMask' data-type='llvm::LaneBitmask getUsedRegMask(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI, const llvm::LiveIntervals &amp; LIS)' data-ref="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getUsedRegMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="47MO">MO</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="48MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="48MRI">MRI</dfn>,</td></tr>
<tr><th id="207">207</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="49LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="49LIS">LIS</dfn>) {</td></tr>
<tr><th id="208">208</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isUse() &amp;&amp; MO.isReg() &amp;&amp; TargetRegisterInfo::isVirtualRegister(MO.getReg())) ? void (0) : __assert_fail (&quot;MO.isUse() &amp;&amp; MO.isReg() &amp;&amp; TargetRegisterInfo::isVirtualRegister(MO.getReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="209">209</th><td>         <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col0 decl" id="50SubReg" title='SubReg' data-type='unsigned int' data-ref="50SubReg"><a class="local col0 ref" href="#50SubReg" title='SubReg' data-ref="50SubReg">SubReg</a></dfn> = <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#50SubReg" title='SubReg' data-ref="50SubReg">SubReg</a>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <em>auto</em> <dfn class="local col1 decl" id="51MaxMask" title='MaxMask' data-type='llvm::LaneBitmask' data-ref="51MaxMask">MaxMask</dfn> = <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="local col1 ref" href="#51MaxMask" title='MaxMask' data-ref="51MaxMask">MaxMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<var>0</var>)) <i>// cannot have subregs</i></td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <a class="local col1 ref" href="#51MaxMask" title='MaxMask' data-ref="51MaxMask">MaxMask</a>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// For a tentative schedule LIS isn't updated yet but livemask should remain</i></td></tr>
<tr><th id="219">219</th><td><i>  // the same on any schedule. Subreg defs can be reordered but they all must</i></td></tr>
<tr><th id="220">220</th><td><i>  // dominate uses anyway.</i></td></tr>
<tr><th id="221">221</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52SI" title='SI' data-type='llvm::SlotIndex' data-ref="52SI">SI</dfn> = <a class="local col9 ref" href="#49LIS" title='LIS' data-ref="49LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</a>(<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#52SI" title='SI' data-ref="52SI">SI</a>, <a class="local col9 ref" href="#49LIS" title='LIS' data-ref="49LIS">LIS</a>, <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>);</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt;</td></tr>
<tr><th id="226">226</th><td><dfn class="tu decl def" id="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='collectVirtualRegUses' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt; collectVirtualRegUses(const llvm::MachineInstr &amp; MI, const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">collectVirtualRegUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="53MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col4 decl" id="54LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="54LIS">LIS</dfn>,</td></tr>
<tr><th id="227">227</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="55MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="55MRI">MRI</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="56Res" title='Res' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="56Res">Res</dfn>;</td></tr>
<tr><th id="229">229</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="57MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="57MO">MO</dfn> : <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="231">231</th><td>      <b>continue</b>;</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="233">233</th><td>      <b>continue</b>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <em>auto</em> <em>const</em> <dfn class="local col8 decl" id="58UsedMask" title='UsedMask' data-type='const llvm::LaneBitmask' data-ref="58UsedMask">UsedMask</dfn> = <a class="tu ref" href="#_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getUsedRegMask' data-use='c' data-ref="_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getUsedRegMask</a>(<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>, <a class="local col5 ref" href="#55MRI" title='MRI' data-ref="55MRI">MRI</a>, <a class="local col4 ref" href="#54LIS" title='LIS' data-ref="54LIS">LIS</a>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <em>auto</em> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='unsigned int' data-ref="59Reg">Reg</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="238">238</th><td>    <em>auto</em> <dfn class="local col0 decl" id="60I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="60I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="local col6 ref" href="#56Res" title='Res' data-ref="56Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col6 ref" href="#56Res" title='Res' data-ref="56Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), [Reg](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col1 decl" id="61RM" title='RM' data-type='const llvm::RegisterMaskPair &amp;' data-ref="61RM">RM</dfn>) {</td></tr>
<tr><th id="239">239</th><td>      <b>return</b> <a class="local col1 ref" href="#61RM" title='RM' data-ref="61RM">RM</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>;</td></tr>
<tr><th id="240">240</th><td>    });</td></tr>
<tr><th id="241">241</th><td>    <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a> != <a class="local col6 ref" href="#56Res" title='Res' data-ref="56Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>())</td></tr>
<tr><th id="242">242</th><td>      <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#58UsedMask" title='UsedMask' data-ref="58UsedMask">UsedMask</a>;</td></tr>
<tr><th id="243">243</th><td>    <b>else</b></td></tr>
<tr><th id="244">244</th><td>      <a class="local col6 ref" href="#56Res" title='Res' data-ref="56Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#58UsedMask" title='UsedMask' data-ref="58UsedMask">UsedMask</a>));</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td>  <b>return</b> <a class="local col6 ref" href="#56Res" title='Res' data-ref="56Res">Res</a>;</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="250">250</th><td><i>// GCNRPTracker</i></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62Reg" title='Reg' data-type='unsigned int' data-ref="62Reg">Reg</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="63SI" title='SI' data-type='llvm::SlotIndex' data-ref="63SI">SI</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col4 decl" id="64LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="64LIS">LIS</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="65MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="65MRI">MRI</dfn>) {</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col6 decl" id="66LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="66LiveMask">LiveMask</dfn>;</td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="67LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="67LI">LI</dfn> = <a class="local col4 ref" href="#64LIS" title='LIS' data-ref="64LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg">Reg</a>);</td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col7 ref" href="#67LI" title='LI' data-ref="67LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="259">259</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="68S" title='S' data-type='const llvm::LiveInterval::SubRange &amp;' data-ref="68S">S</dfn> : <a class="local col7 ref" href="#67LI" title='LI' data-ref="67LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>())</td></tr>
<tr><th id="260">260</th><td>      <b>if</b> (<a class="local col8 ref" href="#68S" title='S' data-ref="68S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#63SI" title='SI' data-ref="63SI">SI</a>)) {</td></tr>
<tr><th id="261">261</th><td>        <a class="local col6 ref" href="#66LiveMask" title='LiveMask' data-ref="66LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#68S" title='S' data-ref="68S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="262">262</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveMask &lt; MRI.getMaxLaneMaskForVReg(Reg) || LiveMask == MRI.getMaxLaneMaskForVReg(Reg)) ? void (0) : __assert_fail (&quot;LiveMask &lt; MRI.getMaxLaneMaskForVReg(Reg) || LiveMask == MRI.getMaxLaneMaskForVReg(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 263, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66LiveMask" title='LiveMask' data-ref="66LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="local col5 ref" href="#65MRI" title='MRI' data-ref="65MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg">Reg</a>) ||</td></tr>
<tr><th id="263">263</th><td>               <a class="local col6 ref" href="#66LiveMask" title='LiveMask' data-ref="66LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="local col5 ref" href="#65MRI" title='MRI' data-ref="65MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg">Reg</a>));</td></tr>
<tr><th id="264">264</th><td>      }</td></tr>
<tr><th id="265">265</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67LI" title='LI' data-ref="67LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#63SI" title='SI' data-ref="63SI">SI</a>)) {</td></tr>
<tr><th id="266">266</th><td>    <a class="local col6 ref" href="#66LiveMask" title='LiveMask' data-ref="66LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col5 ref" href="#65MRI" title='MRI' data-ref="65MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col2 ref" href="#62Reg" title='Reg' data-ref="62Reg">Reg</a>);</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>  <b>return</b> <a class="local col6 ref" href="#66LiveMask" title='LiveMask' data-ref="66LiveMask">LiveMask</a>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="69SI" title='SI' data-type='llvm::SlotIndex' data-ref="69SI">SI</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col0 decl" id="70LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="70LIS">LIS</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="71MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="71MRI">MRI</dfn>) {</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="72LiveRegs" title='LiveRegs' data-type='GCNRPTracker::LiveRegSet' data-ref="72LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="73I" title='I' data-type='unsigned int' data-ref="73I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="74E" title='E' data-type='unsigned int' data-ref="74E">E</dfn> = <a class="local col1 ref" href="#71MRI" title='MRI' data-ref="71MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a> != <a class="local col4 ref" href="#74E" title='E' data-ref="74E">E</a>; ++<a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a>) {</td></tr>
<tr><th id="276">276</th><td>    <em>auto</em> <dfn class="local col5 decl" id="75Reg" title='Reg' data-type='unsigned int' data-ref="75Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a>);</td></tr>
<tr><th id="277">277</th><td>    <b>if</b> (!<a class="local col0 ref" href="#70LIS" title='LIS' data-ref="70LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>))</td></tr>
<tr><th id="278">278</th><td>      <b>continue</b>;</td></tr>
<tr><th id="279">279</th><td>    <em>auto</em> <dfn class="local col6 decl" id="76LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="76LiveMask">LiveMask</dfn> = <a class="ref" href="#_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#69SI" title='SI' data-ref="69SI">SI</a>, <a class="local col0 ref" href="#70LIS" title='LIS' data-ref="70LIS">LIS</a>, <a class="local col1 ref" href="#71MRI" title='MRI' data-ref="71MRI">MRI</a>);</td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (<a class="local col6 ref" href="#76LiveMask" title='LiveMask' data-ref="76LiveMask">LiveMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="281">281</th><td>      <a class="local col2 ref" href="#72LiveRegs" title='LiveRegs' data-ref="72LiveRegs">LiveRegs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>]</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col6 ref" href="#76LiveMask" title='LiveMask' data-ref="76LiveMask">LiveMask</a>;</td></tr>
<tr><th id="282">282</th><td>  }</td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <a class="local col2 ref" href="#72LiveRegs" title='LiveRegs' data-ref="72LiveRegs">LiveRegs</a>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<dfn class="decl def" id="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>,</td></tr>
<tr><th id="287">287</th><td>                         <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col8 decl" id="78LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="78LiveRegsCopy">LiveRegsCopy</dfn>,</td></tr>
<tr><th id="288">288</th><td>                         <em>bool</em> <dfn class="local col9 decl" id="79After" title='After' data-type='bool' data-ref="79After">After</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="80MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="80MF">MF</dfn> = *<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="290">290</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a> = &amp;<a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (<a class="local col8 ref" href="#78LiveRegsCopy" title='LiveRegsCopy' data-ref="78LiveRegsCopy">LiveRegsCopy</a>) {</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (&amp;<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a> != <a class="local col8 ref" href="#78LiveRegsCopy" title='LiveRegsCopy' data-ref="78LiveRegsCopy">LiveRegsCopy</a>)</td></tr>
<tr><th id="293">293</th><td>      <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE">=</a> *<a class="local col8 ref" href="#78LiveRegsCopy" title='LiveRegsCopy' data-ref="78LiveRegsCopy">LiveRegsCopy</a>;</td></tr>
<tr><th id="294">294</th><td>  } <b>else</b> {</td></tr>
<tr><th id="295">295</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE">=</a> <a class="local col9 ref" href="#79After" title='After' data-ref="79After">After</a> ? <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsAfter' data-ref="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsAfter</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>)</td></tr>
<tr><th id="296">296</th><td>                     : <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsBefore' data-ref="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsBefore</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>);</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(*<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>, <span class='refarg'><a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a></span>);</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker">GCNUpwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn>,</td></tr>
<tr><th id="303">303</th><td>                               <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col2 decl" id="82LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="82LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="member" href="#_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>, <a class="local col2 ref" href="#82LiveRegsCopy" title='LiveRegsCopy' data-ref="82LiveRegsCopy">LiveRegsCopy</a>, <b>true</b>);</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker">GCNUpwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="83MI">MI</dfn>) {</td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI &amp;&amp; &quot;call reset first&quot;) ? void (0) : __assert_fail (&quot;MRI &amp;&amp; \&quot;call reset first\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a> &amp;&amp; <q>"call reset first"</q>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a> = &amp;<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="313">313</th><td>    <b>return</b>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <em>auto</em> <em>const</em> <dfn class="local col4 decl" id="84RegUses" title='RegUses' data-type='const llvm::SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="84RegUses">RegUses</dfn> = <a class="tu ref" href="#_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='collectVirtualRegUses' data-use='c' data-ref="_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">collectVirtualRegUses</a>(<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// calc pressure at the MI (defs + uses)</i></td></tr>
<tr><th id="318">318</th><td>  <em>auto</em> <dfn class="local col5 decl" id="85AtMIPressure" title='AtMIPressure' data-type='llvm::GCNRegPressure' data-ref="85AtMIPressure">AtMIPressure</dfn> = <a class="ref fake" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>;</td></tr>
<tr><th id="319">319</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="86U" title='U' data-type='const llvm::RegisterMaskPair &amp;' data-ref="86U">U</dfn> : <a class="local col4 ref" href="#84RegUses" title='RegUses' data-ref="84RegUses">RegUses</a>) {</td></tr>
<tr><th id="320">320</th><td>    <em>auto</em> <dfn class="local col7 decl" id="87LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="87LiveMask">LiveMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#86U" title='U' data-ref="86U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>]</a>;</td></tr>
<tr><th id="321">321</th><td>    <a class="local col5 ref" href="#85AtMIPressure" title='AtMIPressure' data-ref="85AtMIPressure">AtMIPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col6 ref" href="#86U" title='U' data-ref="86U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#87LiveMask" title='LiveMask' data-ref="87LiveMask">LiveMask</a>, <a class="local col7 ref" href="#87LiveMask" title='LiveMask' data-ref="87LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#86U" title='U' data-ref="86U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td>  <i>// update max pressure</i></td></tr>
<tr><th id="324">324</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="local col5 ref" href="#85AtMIPressure" title='AtMIPressure' data-ref="85AtMIPressure">AtMIPressure</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="88MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="88MO">MO</dfn> : <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (!<a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="328">328</th><td>         <a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="329">329</th><td>      <b>continue</b>;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <em>auto</em> <dfn class="local col9 decl" id="89Reg" title='Reg' data-type='unsigned int' data-ref="89Reg">Reg</dfn> = <a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="332">332</th><td>    <em>auto</em> <dfn class="local col0 decl" id="90I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, false&gt;' data-ref="90I">I</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>);</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="334">334</th><td>      <b>continue</b>;</td></tr>
<tr><th id="335">335</th><td>    <em>auto</em> &amp;<dfn class="local col1 decl" id="91LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="91LiveMask">LiveMask</dfn> = <a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="336">336</th><td>    <em>auto</em> <dfn class="local col2 decl" id="92PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="92PrevMask">PrevMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#91LiveMask" title='LiveMask' data-ref="91LiveMask">LiveMask</a>;</td></tr>
<tr><th id="337">337</th><td>    <a class="local col1 ref" href="#91LiveMask" title='LiveMask' data-ref="91LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="tu ref" href="#_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-use='c' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</a>(<a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="338">338</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#92PrevMask" title='PrevMask' data-ref="92PrevMask">PrevMask</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#91LiveMask" title='LiveMask' data-ref="91LiveMask">LiveMask</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col1 ref" href="#91LiveMask" title='LiveMask' data-ref="91LiveMask">LiveMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="340">340</th><td>      <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EELb0EEC1ERKS7_"></a><a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>);</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="93U" title='U' data-type='const llvm::RegisterMaskPair &amp;' data-ref="93U">U</dfn> : <a class="local col4 ref" href="#84RegUses" title='RegUses' data-ref="84RegUses">RegUses</a>) {</td></tr>
<tr><th id="343">343</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="94LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="94LiveMask">LiveMask</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#93U" title='U' data-ref="93U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>]</a>;</td></tr>
<tr><th id="344">344</th><td>    <em>auto</em> <dfn class="local col5 decl" id="95PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="95PrevMask">PrevMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#94LiveMask" title='LiveMask' data-ref="94LiveMask">LiveMask</a>;</td></tr>
<tr><th id="345">345</th><td>    <a class="local col4 ref" href="#94LiveMask" title='LiveMask' data-ref="94LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#93U" title='U' data-ref="93U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="346">346</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col3 ref" href="#93U" title='U' data-ref="93U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#95PrevMask" title='PrevMask' data-ref="95PrevMask">PrevMask</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#94LiveMask" title='LiveMask' data-ref="94LiveMask">LiveMask</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurPressure == getRegPressure(*MRI, LiveRegs)) ? void (0) : __assert_fail (&quot;CurPressure == getRegPressure(*MRI, LiveRegs)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 348, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a> <a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressureeqERKS0_" title='llvm::GCNRegPressure::operator==' data-ref="_ZNK4llvm14GCNRegPressureeqERKS0_">==</a> <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(*<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>, <span class='refarg'><a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a></span>));</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="96MI">MI</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                 <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col7 decl" id="97LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="97LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a> = &amp;<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="354">354</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="355">355</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="356">356</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>;</td></tr>
<tr><th id="357">357</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a>);</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (<a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="359">359</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="member" href="#_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a>, <a class="local col7 ref" href="#97LiveRegsCopy" title='LiveRegsCopy' data-ref="97LiveRegsCopy">LiveRegsCopy</a>, <b>false</b>);</td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</dfn>() {</td></tr>
<tr><th id="365">365</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI &amp;&amp; &quot;call reset first&quot;) ? void (0) : __assert_fail (&quot;MRI &amp;&amp; \&quot;call reset first\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a> &amp;&amp; <q>"call reset first"</q>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a>);</td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="98SI" title='SI' data-type='llvm::SlotIndex' data-ref="98SI">SI</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI.isValid()) ? void (0) : __assert_fail (&quot;SI.isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp&quot;, 372, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98SI" title='SI' data-ref="98SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>());</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <i>// Remove dead registers or mask bits.</i></td></tr>
<tr><th id="375">375</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="99It" title='It' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="99It">It</dfn> : <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>) {</td></tr>
<tr><th id="376">376</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="100LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="100LI">LI</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (<a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="378">378</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="101S" title='S' data-type='const llvm::LiveInterval::SubRange &amp;' data-ref="101S">S</dfn> : <a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (!<a class="local col1 ref" href="#101S" title='S' data-ref="101S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98SI" title='SI' data-ref="98SI">SI</a>)) {</td></tr>
<tr><th id="380">380</th><td>          <em>auto</em> <dfn class="local col2 decl" id="102PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="102PrevMask">PrevMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="381">381</th><td>          <a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col1 ref" href="#101S" title='S' data-ref="101S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="382">382</th><td>          <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#102PrevMask" title='PrevMask' data-ref="102PrevMask">PrevMask</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="383">383</th><td>        }</td></tr>
<tr><th id="384">384</th><td>      }</td></tr>
<tr><th id="385">385</th><td>    } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98SI" title='SI' data-ref="98SI">SI</a>)) {</td></tr>
<tr><th id="386">386</th><td>      <em>auto</em> <dfn class="local col3 decl" id="103PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="103PrevMask">PrevMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="387">387</th><td>      <a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="388">388</th><td>      <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#103PrevMask" title='PrevMask' data-ref="103PrevMask">PrevMask</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="389">389</th><td>    }</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (<a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="391">391</th><td>      <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col9 ref" href="#99It" title='It' data-ref="99It">It</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</dfn>() {</td></tr>
<tr><th id="400">400</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <i>// Add new registers or mask bits.</i></td></tr>
<tr><th id="403">403</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="104MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="104MO">MO</dfn> : <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (!<a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="405">405</th><td>      <b>continue</b>;</td></tr>
<tr><th id="406">406</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn> = <a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>))</td></tr>
<tr><th id="408">408</th><td>      <b>continue</b>;</td></tr>
<tr><th id="409">409</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="106LiveMask" title='LiveMask' data-type='llvm::LaneBitmask &amp;' data-ref="106LiveMask">LiveMask</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>]</a>;</td></tr>
<tr><th id="410">410</th><td>    <em>auto</em> <dfn class="local col7 decl" id="107PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="107PrevMask">PrevMask</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#106LiveMask" title='LiveMask' data-ref="106LiveMask">LiveMask</a>;</td></tr>
<tr><th id="411">411</th><td>    <a class="local col6 ref" href="#106LiveMask" title='LiveMask' data-ref="106LiveMask">LiveMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="tu ref" href="#_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE" title='getDefRegMask' data-use='c' data-ref="_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE">getDefRegMask</a>(<a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="412">412</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#107PrevMask" title='PrevMask' data-ref="107PrevMask">PrevMask</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#106LiveMask" title='LiveMask' data-ref="106LiveMask">LiveMask</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>);</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker7advanceEv" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="419">419</th><td>  <i>// If we have just called reset live set is actual.</i></td></tr>
<tr><th id="420">420</th><td>  <b>if</b> ((<a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</a>) || (<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a> &amp;&amp; !<a class="member" href="#_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</a>()))</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td>  <a class="member" href="#_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</a>();</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="108End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="108End">End</dfn>) {</td></tr>
<tr><th id="427">427</th><td>  <b>while</b> (<a class="member" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#108End" title='End' data-ref="108End">End</a>)</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm20GCNDownwardRPTracker7advanceEv" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceEv">advance</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="429">429</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a>::<dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="109Begin" title='Begin' data-type='MachineBasicBlock::const_iterator' data-ref="109Begin">Begin</dfn>,</td></tr>
<tr><th id="433">433</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="110End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="110End">End</dfn>,</td></tr>
<tr><th id="434">434</th><td>                                   <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col1 decl" id="111LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="111LiveRegsCopy">LiveRegsCopy</dfn>) {</td></tr>
<tr><th id="435">435</th><td>  <a class="member" href="#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#109Begin" title='Begin' data-ref="109Begin">Begin</a>, <a class="local col1 ref" href="#111LiveRegsCopy" title='LiveRegsCopy' data-ref="111LiveRegsCopy">LiveRegsCopy</a>);</td></tr>
<tr><th id="436">436</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col0 ref" href="#110End" title='End' data-ref="110End">End</a>);</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#<span data-ppcond="439">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="440">440</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="441">441</th><td><em>static</em> <em>void</em> <dfn class="decl def" id="_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE" title='reportMismatch' data-ref="_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE">reportMismatch</dfn>(<em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col2 decl" id="112LISLR" title='LISLR' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="112LISLR">LISLR</dfn>,</td></tr>
<tr><th id="442">442</th><td>                           <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> &amp;<dfn class="local col3 decl" id="113TrackedLR" title='TrackedLR' data-type='const GCNRPTracker::LiveRegSet &amp;' data-ref="113TrackedLR">TrackedLR</dfn>,</td></tr>
<tr><th id="443">443</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="114TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="114TRI">TRI</dfn>) {</td></tr>
<tr><th id="444">444</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col5 decl" id="115P" title='P' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="115P">P</dfn> : <a class="local col3 ref" href="#113TrackedLR" title='TrackedLR' data-ref="113TrackedLR">TrackedLR</a>) {</td></tr>
<tr><th id="445">445</th><td>    <em>auto</em> <dfn class="local col6 decl" id="116I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, true&gt;' data-ref="116I">I</dfn> = <a class="local col2 ref" href="#112LISLR" title='LISLR' data-ref="112LISLR">LISLR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="local col2 ref" href="#112LISLR" title='LISLR' data-ref="112LISLR">LISLR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="447">447</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>)</td></tr>
<tr><th id="448">448</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":L"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="449">449</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" isn't found in LIS reported set\n"</q>;</td></tr>
<tr><th id="450">450</th><td>    }</td></tr>
<tr><th id="451">451</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskneES0_" title='llvm::LaneBitmask::operator!=' data-ref="_ZNK4llvm11LaneBitmaskneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="452">452</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>)</td></tr>
<tr><th id="453">453</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" masks doesn't match: LIS reported "</q></td></tr>
<tr><th id="454">454</th><td>        <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="455">455</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", tracked "</q></td></tr>
<tr><th id="456">456</th><td>        <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#115P" title='P' data-ref="115P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="457">457</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col7 decl" id="117P" title='P' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &amp;' data-ref="117P">P</dfn> : <a class="local col2 ref" href="#112LISLR" title='LISLR' data-ref="112LISLR">LISLR</a>) {</td></tr>
<tr><th id="461">461</th><td>    <em>auto</em> <dfn class="local col8 decl" id="118I" title='I' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, true&gt;' data-ref="118I">I</dfn> = <a class="local col3 ref" href="#113TrackedLR" title='TrackedLR' data-ref="113TrackedLR">TrackedLR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#117P" title='P' data-ref="117P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="462">462</th><td>    <b>if</b> (<a class="local col8 ref" href="#118I" title='I' data-ref="118I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="local col3 ref" href="#113TrackedLR" title='TrackedLR' data-ref="113TrackedLR">TrackedLR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="463">463</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#117P" title='P' data-ref="117P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>)</td></tr>
<tr><th id="464">464</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":L"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#117P" title='P' data-ref="117P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="465">465</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" isn't found in tracked set\n"</q>;</td></tr>
<tr><th id="466">466</th><td>    }</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>bool</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker">GCNUpwardRPTracker</a>::<dfn class="decl def" id="_ZNK4llvm18GCNUpwardRPTracker7isValidEv" title='llvm::GCNUpwardRPTracker::isValid' data-ref="_ZNK4llvm18GCNUpwardRPTracker7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="119SI" title='SI' data-type='const llvm::SlotIndex &amp;' data-ref="119SI">SI</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <em>auto</em> <dfn class="local col0 decl" id="120LISLR" title='LISLR' data-type='const llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;' data-ref="120LISLR">LISLR</dfn> = <span class="namespace">llvm::</span><a class="ref" href="#_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#119SI" title='SI' data-ref="119SI">SI</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="121TrackedLR" title='TrackedLR' data-type='const llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &amp;' data-ref="121TrackedLR">TrackedLR</dfn> = <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL7isEqualRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_" title='isEqual' data-use='c' data-ref="_ZL7isEqualRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_">isEqual</a>(<a class="local col0 ref" href="#120LISLR" title='LISLR' data-ref="120LISLR">LISLR</a>, <a class="local col1 ref" href="#121TrackedLR" title='TrackedLR' data-ref="121TrackedLR">TrackedLR</a>)) {</td></tr>
<tr><th id="476">476</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nGCNUpwardRPTracker error: Tracked and"</q></td></tr>
<tr><th id="477">477</th><td>              <q>" LIS reported livesets mismatch:\n"</q>;</td></tr>
<tr><th id="478">478</th><td>    <a class="ref" href="#_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::printLivesAt' data-ref="_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">printLivesAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#119SI" title='SI' data-ref="119SI">SI</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>, *<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>);</td></tr>
<tr><th id="479">479</th><td>    <a class="ref" href="#_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE" title='reportMismatch' data-ref="_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE">reportMismatch</a>(<a class="local col0 ref" href="#120LISLR" title='LISLR' data-ref="120LISLR">LISLR</a>, <a class="local col1 ref" href="#121TrackedLR" title='TrackedLR' data-ref="121TrackedLR">TrackedLR</a>, <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>auto</em> <dfn class="local col2 decl" id="122LISPressure" title='LISPressure' data-type='llvm::GCNRegPressure' data-ref="122LISPressure">LISPressure</dfn> = <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(*<a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</a>, <a class="local col0 ref" href="#120LISLR" title='LISLR' data-ref="120LISLR">LISLR</a>);</td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (<a class="local col2 ref" href="#122LISPressure" title='LISPressure' data-ref="122LISPressure">LISPressure</a> <a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressureneERKS0_" title='llvm::GCNRegPressure::operator!=' data-ref="_ZNK4llvm14GCNRegPressureneERKS0_">!=</a> <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>) {</td></tr>
<tr><th id="485">485</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GCNUpwardRPTracker error: Pressure sets different\nTracked: "</q>;</td></tr>
<tr><th id="486">486</th><td>    <a class="member" href="GCNRegPressure.h.html#llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</a>.<a class="ref" href="#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="487">487</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LIS rpt: "</q>;</td></tr>
<tr><th id="488">488</th><td>    <a class="local col2 ref" href="#122LISPressure" title='LISPressure' data-ref="122LISPressure">LISPressure</a>.<a class="ref" href="#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>void</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<dfn class="decl def" id="_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE" title='llvm::GCNRPTracker::printLiveRegs' data-ref="_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE">printLiveRegs</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="123OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="123OS">OS</dfn>, <em>const</em> <a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a>&amp; <dfn class="local col4 decl" id="124LiveRegs" title='LiveRegs' data-type='const LiveRegSet &amp;' data-ref="124LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="125MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="125MRI">MRI</dfn>) {</td></tr>
<tr><th id="496">496</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="126TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="126TRI">TRI</dfn> = <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="497">497</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="127I" title='I' data-type='unsigned int' data-ref="127I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="128E" title='E' data-type='unsigned int' data-ref="128E">E</dfn> = <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col7 ref" href="#127I" title='I' data-ref="127I">I</a> != <a class="local col8 ref" href="#128E" title='E' data-ref="128E">E</a>; ++<a class="local col7 ref" href="#127I" title='I' data-ref="127I">I</a>) {</td></tr>
<tr><th id="498">498</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="129Reg" title='Reg' data-type='unsigned int' data-ref="129Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col7 ref" href="#127I" title='I' data-ref="127I">I</a>);</td></tr>
<tr><th id="499">499</th><td>    <em>auto</em> <dfn class="local col0 decl" id="130It" title='It' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt;, true&gt;' data-ref="130It">It</dfn> = <a class="local col4 ref" href="#124LiveRegs" title='LiveRegs' data-ref="124LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>);</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (<a class="local col0 ref" href="#130It" title='It' data-ref="130It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col4 ref" href="#124LiveRegs" title='LiveRegs' data-ref="124LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <a class="local col0 ref" href="#130It" title='It' data-ref="130It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="501">501</th><td>      <a class="local col3 ref" href="#123OS" title='OS' data-ref="123OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd></td></tr>
<tr><th id="502">502</th><td>         <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#130It" title='It' data-ref="130It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td>  <a class="local col3 ref" href="#123OS" title='OS' data-ref="123OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td><u>#<span data-ppcond="439">endif</span></u></td></tr>
<tr><th id="507">507</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
