Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'modulator_synth_sys'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx70t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o modulator_synth_sys_map.ncd modulator_synth_sys.ngd
modulator_synth_sys.pcf 
Target Device  : xc5vfx70t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Fri Dec 16 11:31:40 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                   233 out of  44,800    1%
    Number used as Flip Flops:                 232
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                        263 out of  44,800    1%
    Number used as logic:                      208 out of  44,800    1%
      Number using O6 output only:             139
      Number using O5 output only:               2
      Number using O5 and O6:                   67
    Number used as Memory:                      37 out of  13,120    1%
      Number used as Shift Register:            37
        Number using O6 output only:            37
    Number used as exclusive route-thru:        18
  Number of route-thrus:                        24
    Number using O6 output only:                20
    Number using O5 output only:                 4

Slice Logic Distribution:
  Number of occupied Slices:                    92 out of  11,200    1%
  Number of LUT Flip Flop pairs used:          307
    Number with an unused Flip Flop:            74 out of     307   24%
    Number with an unused LUT:                  44 out of     307   14%
    Number of fully used LUT-FF pairs:         189 out of     307   61%
    Number of unique control sets:               3
    Number of slice register sites lost
      to control set restrictions:               3 out of  44,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     640    1%
    Number of LOCed IOBs:                        6 out of       6  100%
    Number of bonded OPADs:                      2
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       4 out of     148    2%
    Number using BlockRAM only:                  4
    Total primitives used:
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                    108 out of   5,328    2%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of DSP48Es:                             2 out of     128    1%
  Number of GTX_DUALs:                           1 out of       8   12%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                2.04

Peak Memory Usage:  1003 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   45 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Place:916 - Local congestion has been detected on component
   modulator_inst/pll_clk_freq. There is a limitation that at most 2 global
   signals can drive non-clock pins per CLB. The placer has detected that
   component modulator_inst/pll_clk_freq has 4 non-clock pins driven by global
   signals. Placement will continue but note that this situation may lead to an
   unroutable situation. 
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV modulator_inst/my_pll_clock/PLL_ADV_INST CLKIN2 pin
   was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV modulator_inst/my_pll_clock/PLL_ADV_INST.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  14 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		synth_inst_1/lut_coarse_cos/XST_GND
VCC 		synth_inst_1/lut_coarse_cos/XST_VCC
GND 		synth_inst_1/lut_coarse_sin/XST_GND
VCC 		synth_inst_1/lut_coarse_sin/XST_VCC
GND 		synth_inst_1/lut_fine/XST_GND
VCC 		synth_inst_1/lut_fine/XST_VCC
GND 		synth_inst_2/lut_coarse_cos/XST_GND
VCC 		synth_inst_2/lut_coarse_cos/XST_VCC
GND 		synth_inst_2/lut_coarse_sin/XST_GND
VCC 		synth_inst_2/lut_coarse_sin/XST_VCC
GND 		synth_inst_2/lut_fine/XST_GND
VCC 		synth_inst_2/lut_fine/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| choose_input                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| choose_signal                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk_in                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| enable_transmission                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| freq_sel<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| freq_sel<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tx_out_n                           | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| tx_out_p                           | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
