.git/
.idea/
__pycache__/
GeneratedSystemVerilogFiles/*
*.dat
HighLevelSimulationOutput.txt
control_signal.csv