{"vcs1":{"timestamp_begin":1695473328.917154860, "rt":18.25, "ut":16.41, "st":0.69}}
{"vcselab":{"timestamp_begin":1695473347.263462970, "rt":1.78, "ut":0.47, "st":0.17}}
{"link":{"timestamp_begin":1695473349.121879272, "rt":0.66, "ut":0.43, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695473328.157843689}
{"VCS_COMP_START_TIME": 1695473328.157843689}
{"VCS_COMP_END_TIME": 1695473349.960505696}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 387012}}
{"stitch_vcselab": {"peak_mem": 227836}}
