# UART Protocol RTL Design ğŸš€

This repository provides a clean and modular RTL implementation of the **UART (Universal Asynchronous Receiver Transmitter)** protocol in **SystemVerilog**, along with design documentation for better understanding and verification.

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//

ğŸ“ Contents

  **uart_tx.sv** â€“ Transmitter module
  **uart_rx.sv** â€“ Receiver module
  **baud_generator.sv** â€“ Baud rate generator
  **uart_documentation.pdf** â€“ Design architecture, FSM, waveforms, and timing explanation
  **README.md** â€“ You're reading it!

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//

ğŸ“Œ Features

âœ… Baud-rate adjustable using parameter
âœ… FSM-based RX and TX logic
âœ… Clean separation of modules
âœ… Synthesizable and Simulation-ready
âœ… Well-documented design approach

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//
