tarted
prim
device HSSTLP_PLL
{
    parameter
    (
        config int CP_TX_SYNCK_SEL = 0,
        config int CP_TX_SYNCK_PD = 0,
        config int CP_PMA_PLL_REG_BG_TRIM = 2,
        config int CP_PMA_PLL_REG_IBUP_A1 = 262143,
        config int CP_PMA_PLL_REG_IBUP_A2 = 0,
        config int CP_PMA_PLL_REG_IBUP_PD = 0,
        config string CP_PMA_PLL_REG_V2I_BIAS_SEL = "FALSE",
        config string CP_PMA_PLL_REG_V2I_EN = "TRUE",
        config int CP_PMA_PLL_REG_V2I_TB_SEL = 0,
        config string CP_PMA_PLL_REG_V2I_RCALTEST_PD = "FALSE",
        config int CP_PMA_PLL_REG_RES_CAL_TEST = 0,
        config int CP_PMA_RES_CAL_DIV = 0,
        config string CP_PMA_RES_CAL_CLK_SEL = "FALSE",
        config string CP_PMA_PLL_REG_PLL_PFDDELAY_EN = "TRUE",
        config int CP_PMA_PLL_REG_PFDDELAYSEL = 1,
        config int CP_PMA_PLL_REG_PLL_VCTRL_SET = 0,
        config string CP_PMA_PLL_REG_READY_OR_LOCK = "FALSE",
        config int CP_PMA_PLL_REG_PLL_CP = 31,
        config int CP_PMA_PLL_REG_PLL_REFDIV = 16,
        config string CP_PMA_PLL_REG_PLL_LOCKDET_EN = "FALSE",
        config string CP_PMA_PLL_REG_PLL_READY = "FALSE",
        config string CP_PMA_PLL_REG_PLL_READY_OW = "FALSE",
        config int CP_PMA_PLL_REG_PLL_FBDIV = 36,
        config int CP_PMA_PLL_REG_LPF_RES = 1,
        config string CP_PMA_PLL_REG_JTAG_OE = "FALSE",
        config int CP_PMA_PLL_REG_JTAG_VHYSTSEL = 0,
        config string CP_PMA_PLL_REG_PLL_LOCKDET_EN_OW = "FALSE",
        config int CP_PMA_PLL_REG_PLL_LOCKDET_FBCT = 7,
        config int CP_PMA_PLL_REG_PLL_LOCKDET_ITER = 3,
        config string CP_PMA_PLL_REG_PLL_LOCKDET_MODE = "FALSE",
        config int CP_PMA_PLL_REG_PLL_LOCKDET_LOCKCT = 4,
        config int CP_PMA_PLL_REG_PLL_LOCKDET_REFCT = 7,
        config string CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N = "TRUE",
        config string CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW = "FALSE",
        config string CP_PMA_PLL_REG_PLL_LOCKED = "FALSE",
        config string CP_PMA_PLL_REG_PLL_LOCKED_OW = "FALSE",
        config string CP_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        config string CP_PMA_PLL_REG_PLL_UNLOCKED = "FALSE",
        config int CP_PMA_PLL_REG_PLL_UNLOCKDET_ITER = 2,
        config string CP_PMA_PLL_REG_PLL_UNLOCKED_OW = "FALSE",
        config string CP_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        config int CP_PMA_PLL_REG_I_CTRL_MAX = 63,
        config string CP_PMA_PLL_REG_REFCLK_TEST_EN = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_EN = "FALSE",
        config int CP_PMA_PLL_REG_I_CTRL_MIN = 0,
        config string CP_PMA_PLL_REG_RESCAL_DONE_OW = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_DONE_VAL = "FALSE",
        config int CP_PMA_PLL_REG_RESCAL_I_CODE = 46,
        config string CP_PMA_PLL_REG_RESCAL_I_CODE_OW = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_I_CODE_PMA = "FALSE",
        config int CP_PMA_PLL_REG_RESCAL_I_CODE_VAL = 46,
        config string CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL = "FALSE",
        config int CP_PMA_PLL_REG_RESCAL_ITER_VALID_SEL = 0,
        config string CP_PMA_PLL_REG_RESCAL_RESET_N_OW = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_RST_N_VAL = "FALSE",
        config string CP_PMA_PLL_REG_RESCAL_WAIT_SEL = "TRUE",
        config string CP_PMA_PLL_REFCLK2LANE_PD_L = "FALSE",
        config string CP_PMA_PLL_REFCLK2LANE_PD_R = "FALSE",
        config string CP_PMA_PLL_REG_LOCKDET_REPEAT = "FALSE",
        config string CP_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        config string CP_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR = "FALSE",
        config int CP_PMA_PLL_REG_TEST_SEL = 0,
        config string CP_PMA_PLL_REG_TEST_V_EN = "FALSE",
        config string CP_PMA_PLL_REG_TEST_SIG_HALF_EN = "FALSE",
        config string CP_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL = "TRUE",
        config string CP_PMA_PLL_REG_REFCLK_PAD_SEL = "FALSE",
        config string CP_PARM_CFG_HSST_RSTN = "TRUE",
        config string CP_PARM_PLL_POWERUP = "OFF",
        config string CP_PARM_PLL_RSTN = "TRUE",
        config string CP_CFG_RSTN = "TRUE",
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE"
    );
    port
    (
        input CFG_ADDR_PLL[11:0],
        input CFG_WDATA_PLL[7:0],
        input RESCAL_I_CODE_I[5:0],
        input TXPCLK_PLL_SELECTED,
        input TEST_SE_N,
        input TEST_MODE_N,
        input TEST_RSTN,
        input TEST_SI,
        input FOR_PMA_TEST_MODE_N,
        input FOR_PMA_TEST_SE_N,
        input FOR_PMA_TEST_CLK,
        input FOR_PMA_TEST_RSTN,
        input FOR_PMA_TEST_SI,
        input CFG_RST_PLL,
        input CFG_CLK_PLL,
        input CFG_PSEL_PLL,
        input CFG_ENABLE_PLL,
        input CFG_WRITE_PLL,
        input PLLPOWERDOWN,
        input PLL_RST,
        input RESCAL_RST_I,
        input PLL_REF_CLK,
        input LANE_SYNC,
        input RATE_CHANGE_TCLK_ON,
        input PLL_LOCKDET_RST_I,
        input REFCLK_CML_N,
        input REFCLK_CML_P,
        output CFG_RDATA_PLL[7:0],
        output RESCAL_I_CODE_O[5:0],
        output SYNC_PLL,
        output RATE_CHANGE_PLL,
        output PLL_PD_O,
        output PLL_RST_O,
        output PMA_PLL_READY_O,
        output TEST_SO,
        output FOR_PMA_TEST_SO,
        output CFG_READY_PLL,
        output CFG_INT_PLL,
        output REFCK2CORE,
        output PLL_READY,
        output PLL_CLK0,
        output PLL_CLK90,
        output PLL_CLK180,
        output PLL_CLK270,
        output PLL_REFCLK_LANE_L
    );
};//prim device end

propagation pop of HSSTLP_PLL
{
    propagate ( LANE_SYNC |-> TEST_SO );
};

timing hsstlp_pll_tnl of HSSTLP_PLL
{
    operator V_HSSTLP_PLL HSSTLP_LANE_PLL1
    parameter map
    (
        TX_SYNCK_PD                                   =>        CP_TX_SYNCK_PD                                   ,
        PMA_PLL_REG_REFCLK_TERM_IMP_CTRL              =>        CP_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL              ,
        PMA_PLL_REG_BG_TRIM                           =>        CP_PMA_PLL_REG_BG_TRIM                                ,//
        PMA_PLL_REG_IBUP_A1                           =>        CP_PMA_PLL_REG_IBUP_A1                                ,//
        PMA_PLL_REG_IBUP_A2                           =>        CP_PMA_PLL_REG_IBUP_A2                                ,//
        PMA_PLL_REG_IBUP_PD                           =>        CP_PMA_PLL_REG_IBUP_PD                                ,//
        PMA_PLL_REG_V2I_BIAS_SEL                      =>        CP_PMA_PLL_REG_V2I_BIAS_SEL                           ,//
        PMA_PLL_REG_V2I_EN                            =>        CP_PMA_PLL_REG_V2I_EN                                 ,//
        PMA_PLL_REG_V2I_TB_SEL                        =>        CP_PMA_PLL_REG_V2I_TB_SEL                             ,//
        PMA_PLL_REG_V2I_RCALTEST_PD                   =>        CP_PMA_PLL_REG_V2I_RCALTEST_PD                        ,//
        PMA_PLL_REG_RES_CAL_TEST                      =>        CP_PMA_PLL_REG_RES_CAL_TEST                           ,//
        PMA_RES_CAL_DIV                               =>        CP_PMA_RES_CAL_DIV                                    ,//
        PMA_RES_CAL_CLK_SEL                           =>        CP_PMA_RES_CAL_CLK_SEL                                ,//
        PMA_PLL_REG_PLL_PFDDELAY_EN                   =>        CP_PMA_PLL_REG_PLL_PFDDELAY_EN                   ,
        PMA_PLL_REG_PFDDELAYSEL                       =>        CP_PMA_PLL_REG_PFDDELAYSEL                       ,
        PMA_PLL_REG_PLL_VCTRL_SET                     =>        CP_PMA_PLL_REG_PLL_VCTRL_SET                     ,
        PMA_PLL_REG_READY_OR_LOCK                     =>        CP_PMA_PLL_REG_READY_OR_LOCK                     ,
        PMA_PLL_REG_PLL_CP                            =>        CP_PMA_PLL_REG_PLL_CP                            ,
        PMA_PLL_REG_PLL_REFDIV                        =>        CP_PMA_PLL_REG_PLL_REFDIV                        ,
        PMA_PLL_REG_PLL_LOCKDET_EN                    =>        CP_PMA_PLL_REG_PLL_LOCKDET_EN                    ,
        PMA_PLL_REG_PLL_READY                         =>        CP_PMA_PLL_REG_PLL_READY                         ,
        PMA_PLL_REG_PLL_READY_OW                      =>        CP_PMA_PLL_REG_PLL_READY_OW                      ,
        PMA_PLL_REG_PLL_FBDIV                         =>        CP_PMA_PLL_REG_PLL_FBDIV                         ,
        PMA_PLL_REG_LPF_RES                           =>        CP_PMA_PLL_REG_LPF_RES                           ,
        PMA_PLL_REG_JTAG_OE                           =>        CP_PMA_PLL_REG_JTAG_OE                           ,
        PMA_PLL_REG_JTAG_VHYSTSEL                     =>        CP_PMA_PLL_REG_JTAG_VHYSTSEL                     ,
        PMA_PLL_REG_PLL_LOCKDET_EN_OW                 =>        CP_PMA_PLL_REG_PLL_LOCKDET_EN_OW                 ,
        PMA_PLL_REG_PLL_LOCKDET_FBCT                  =>        CP_PMA_PLL_REG_PLL_LOCKDET_FBCT                  ,
        PMA_PLL_REG_PLL_LOCKDET_ITER                  =>        CP_PMA_PLL_REG_PLL_LOCKDET_ITER                  ,
        PMA_PLL_REG_PLL_LOCKDET_MODE                  =>        CP_PMA_PLL_REG_PLL_LOCKDET_MODE                  ,
        PMA_PLL_REG_PLL_LOCKDET_LOCKCT                =>        CP_PMA_PLL_REG_PLL_LOCKDET_LOCKCT                ,
        PMA_PLL_REG_PLL_LOCKDET_REFCT                 =>        CP_PMA_PLL_REG_PLL_LOCKDET_REFCT                 ,
        PMA_PLL_REG_PLL_LOCKDET_RESET_N               =>        CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N               ,
        PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW            =>        CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW            ,
        PMA_PLL_REG_PLL_LOCKED                        =>        CP_PMA_PLL_REG_PLL_LOCKED                        ,
        PMA_PLL_REG_PLL_LOCKED_OW                     =>        CP_PMA_PLL_REG_PLL_LOCKED_OW                     ,
        PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR           =>        CP_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR           ,
        PMA_PLL_REG_PLL_UNLOCKED                      =>        CP_PMA_PLL_REG_PLL_UNLOCKED                      ,
        PMA_PLL_REG_PLL_UNLOCKDET_ITER                =>        CP_PMA_PLL_REG_PLL_UNLOCKDET_ITER                ,
        PMA_PLL_REG_PLL_UNLOCKED_OW                   =>        CP_PMA_PLL_REG_PLL_UNLOCKED_OW                   ,
        PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR         =>        CP_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR         ,
        PMA_PLL_REG_I_CTRL_MAX                        =>        CP_PMA_PLL_REG_I_CTRL_MAX                        ,
        PMA_PLL_REG_REFCLK_TEST_EN                    =>        CP_PMA_PLL_REG_REFCLK_TEST_EN                    ,
        PMA_PLL_REG_RESCAL_EN                         =>        CP_PMA_PLL_REG_RESCAL_EN                         ,
        PMA_PLL_REG_I_CTRL_MIN                        =>        CP_PMA_PLL_REG_I_CTRL_MIN                        ,
        PMA_PLL_REG_RESCAL_DONE_OW                    =>        CP_PMA_PLL_REG_RESCAL_DONE_OW                    ,
        PMA_PLL_REG_RESCAL_DONE_VAL                   =>        CP_PMA_PLL_REG_RESCAL_DONE_VAL                   ,
        PMA_PLL_REG_RESCAL_I_CODE                     =>        CP_PMA_PLL_REG_RESCAL_I_CODE                     ,
        PMA_PLL_REG_RESCAL_I_CODE_OW                  =>        CP_PMA_PLL_REG_RESCAL_I_CODE_OW                  ,
        PMA_PLL_REG_RESCAL_I_CODE_PMA                 =>        CP_PMA_PLL_REG_RESCAL_I_CODE_PMA                 ,
        PMA_PLL_REG_RESCAL_I_CODE_VAL                 =>        CP_PMA_PLL_REG_RESCAL_I_CODE_VAL                 ,
        PMA_PLL_REG_RESCAL_INT_R_SMALL_OW             =>        CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW             ,
        PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL            =>        CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL            ,
        PMA_PLL_REG_RESCAL_ITER_VALID_SEL             =>        CP_PMA_PLL_REG_RESCAL_ITER_VALID_SEL             ,
        PMA_PLL_REG_RESCAL_RESET_N_OW                 =>        CP_PMA_PLL_REG_RESCAL_RESET_N_OW                 ,
        PMA_PLL_REG_RESCAL_RST_N_VAL                  =>        CP_PMA_PLL_REG_RESCAL_RST_N_VAL                  ,
        PMA_PLL_REG_RESCAL_WAIT_SEL                   =>        CP_PMA_PLL_REG_RESCAL_WAIT_SEL                   ,
        PMA_PLL_REFCLK2LANE_PD_L                      =>        CP_PMA_PLL_REFCLK2LANE_PD_L                      ,
        PMA_PLL_REFCLK2LANE_PD_R                      =>        CP_PMA_PLL_REFCLK2LANE_PD_R                      ,
        PMA_PLL_REG_LOCKDET_REPEAT                    =>        CP_PMA_PLL_REG_LOCKDET_REPEAT                    ,
        PMA_PLL_REG_NOFBCLK_STICKY_CLEAR              =>        CP_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR              ,
        PMA_PLL_REG_NOREFCLK_STICKY_CLEAR             =>        CP_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR             ,
        PMA_PLL_REG_TEST_SEL                          =>        CP_PMA_PLL_REG_TEST_SEL                          ,
        PMA_PLL_REG_TEST_V_EN                         =>        CP_PMA_PLL_REG_TEST_V_EN                         ,
        PMA_PLL_REG_TEST_SIG_HALF_EN                  =>        CP_PMA_PLL_REG_TEST_SIG_HALF_EN                  ,
        PMA_PLL_REG_REFCLK_PAD_SEL                    =>        CP_PMA_PLL_REG_REFCLK_PAD_SEL                    ,
        PARM_PLL_POWERUP                              =>        CP_PARM_PLL_POWERUP                         
    )
    port map
    (
        P_CFG_READY_PLL             =>     CFG_READY_PLL                ,
        P_CFG_RDATA_PLL             =>     CFG_RDATA_PLL                ,
        P_CFG_INT_PLL               =>     CFG_INT_PLL                  ,
        P_RESCAL_I_CODE_O           =>     RESCAL_I_CODE_O              ,
        P_REFCK2CORE                =>     REFCK2CORE                   ,
        P_PLL_READY                 =>     PLL_READY                    ,
        PLL_CLK0                    =>     PLL_CLK0                      ,
        PLL_CLK90                   =>     PLL_CLK90                      ,
        PLL_CLK180                  =>     PLL_CLK180                     ,
        PLL_CLK270                  =>     PLL_CLK270                    ,
        SYNC_PLL                    =>     SYNC_PLL                      ,
        RATE_CHANGE_PLL             =>     RATE_CHANGE_PLL                ,
        PLL_PD_O                    =>     PLL_PD_O                       ,
        PLL_RST_O                   =>     PLL_RST_O                      ,
        PMA_PLL_READY_O             =>     PMA_PLL_READY_O                ,
        PLL_REFCLK_LANE_L           =>     PLL_REFCLK_LANE_L              ,
        P_CFG_RST_PLL               =>     CFG_RST_PLL                  ,
        P_CFG_CLK_PLL               =>     CFG_CLK_PLL                  ,
        P_CFG_PSEL_PLL              =>     CFG_PSEL_PLL                 ,
        P_CFG_ENABLE_PLL            =>     CFG_ENABLE_PLL               ,
        P_CFG_WRITE_PLL             =>     CFG_WRITE_PLL                ,
        P_CFG_ADDR_PLL              =>     CFG_ADDR_PLL                ,
        P_CFG_WDATA_PLL             =>     CFG_WDATA_PLL               ,
        P_RESCAL_RST_I              =>     RESCAL_RST_I                 ,
        P_RESCAL_I_CODE_I           =>     RESCAL_I_CODE_I              ,
        P_PLL_LOCKDET_RST_I         =>     PLL_LOCKDET_RST_I            ,
        P_PLL_REF_CLK               =>     PLL_REF_CLK                  ,
        P_PLL_RST                   =>     PLL_RST                      ,
        P_PLLPOWERDOWN              =>     PLLPOWERDOWN                 ,
        P_LANE_SYNC                 =>     LANE_SYNC                    ,
        P_RATE_CHANGE_TCLK_ON       =>     RATE_CHANGE_TCLK_ON        ,
        REFCLK_CML_N                =>     REFCLK_CML_N                 ,
        REFCLK_CML_P                =>     REFCLK_CML_P                 ,
        TXPCLK_PLL_SELECTED         =>     TXPCLK_PLL_SELECTED
    );
}; // End of timing netlist for HSSTLP_PLL

