
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182577                       # Simulator instruction rate (inst/s)
host_op_rate                                   235309                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 238133                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379784                       # Number of bytes of host memory used
host_seconds                                 43276.00                       # Real time elapsed on the host
sim_insts                                  7901200638                       # Number of instructions simulated
sim_ops                                   10183242289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       193536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       159232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       100992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       193152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       291968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1369088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       536960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            536960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2281                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10696                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4195                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4195                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       347778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18780006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15451275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       509246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9799884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       347778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18742744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       447143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28331477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132851152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       347778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       509246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       347778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       447143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3415676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52104579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52104579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52104579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       347778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18780006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15451275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       509246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9799884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       347778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18742744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       447143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28331477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184955731                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983301                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577711     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991510                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262510     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106297                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824636                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528242     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1805097                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1617019                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       144984                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1211431                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195493                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          104319                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4229                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19174584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10268206                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1805097                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1299812                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2288006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         479867                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454486                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1161404                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       141913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22251185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.514939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.750859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19963179     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          354137      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          171796      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          350406      1.57%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          106449      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          326212      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           49608      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           80630      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          848768      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22251185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073042                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.415494                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19010830                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       622967                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2283293                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1826                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        332265                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       164939                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1845                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      11436922                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4441                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        332265                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19030183                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         401794                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       161263                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2263780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        61896                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      11419234                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8677                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        46604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     14912299                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     51679470                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     51679470                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12033409                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2878854                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1476                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          749                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           145810                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2105759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       323569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2128                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        73469                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11359231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         10616932                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         6991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2096411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4313413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22251185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.477140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.088318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17600048     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1434702      6.45%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1589303      7.14%     92.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       909772      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       460933      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       116571      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       133965      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3197      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2694      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22251185                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          17342     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7116     23.51%     80.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         5813     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8295754     78.14%     78.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        80171      0.76%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          728      0.01%     78.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1920001     18.08%     96.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       320278      3.02%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      10616932                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.429605                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              30271                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002851                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     43522311                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13457153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10343968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      10647203                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8182                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       436001                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9077                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        332265                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         334692                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7506                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11360722                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2105759                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       323569                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          748                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3797                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        97571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        55953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       153524                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     10485150                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1893574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       131782                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2213828                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1597421                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            320254                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.424272                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10346845                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10343968                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6267941                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         13477836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.418559                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.465055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8249754                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9248801                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2112315                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       143891                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21918920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.421955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.292865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18496117     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1330243      6.07%     90.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       868527      3.96%     94.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       271238      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458619      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        86858      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        54835      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        49850      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       302633      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21918920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8249754                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9248801                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1984242                       # Number of memory references committed
system.switch_cpus1.commit.loads              1669750                       # Number of loads committed
system.switch_cpus1.commit.membars                732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1422566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8071100                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       111986                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       302633                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32977377                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           23054795                       # The number of ROB writes
system.switch_cpus1.timesIdled                 434915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2462073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8249754                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9248801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8249754                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.995636                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.995636                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.333819                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.333819                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        48805534                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       13434372                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12217613                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1466                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1945315                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1594735                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       192523                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       817046                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          758925                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          200203                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8747                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18612340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11060452                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1945315                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       959128                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2432502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         545041                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1006290                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1147791                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       191019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22400507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.603906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.949862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19968005     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          262936      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          304769      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          168169      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          191695      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          107133      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           72871      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          188293      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1136636      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22400507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078715                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.447551                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18459428                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1162479                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2411719                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19535                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        347344                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       315818                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13502091                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10645                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        347344                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18489453                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         348194                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       731420                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2402245                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        81849                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13492809                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20066                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18754950                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62826589                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62826589                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16018120                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2736830                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2051                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           222474                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       701934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       154907                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13471289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12738068                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18034                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1672491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3865429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22400507                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.568651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259857                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17033608     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2159290      9.64%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160354      5.18%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       801574      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       701426      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       358132      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        87813      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56374      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        41936      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22400507                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3143     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11944     43.38%     54.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12445     45.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10661224     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198870      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1179899      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696515      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12738068                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515435                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              27532                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     47922209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15147533                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12523254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12765600                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32222                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       229572                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14920                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          780                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        347344                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         306698                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12848                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13474931                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291330                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       701934                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2047                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       111126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       219131                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12547150                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1107263                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190918                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1803591                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1756187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696328                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507709                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12523529                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12523254                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7444752                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19492168                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506742                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9407413                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11542048                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1933037                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       193455                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22053163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.523374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.341310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17337709     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2186665      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916410      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       550284      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       381331      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       246910      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       128131      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102733      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       202990      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22053163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9407413                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11542048                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1748772                       # Number of memory references committed
system.switch_cpus2.commit.loads              1061758                       # Number of loads committed
system.switch_cpus2.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1651958                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10405609                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       234868                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       202990                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35325193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27297528                       # The number of ROB writes
system.switch_cpus2.timesIdled                 286959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2312751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9407413                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11542048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9407413                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626998                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626998                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380663                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380663                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        56604662                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17381778                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12602051                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3142                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1947176                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1596210                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       192577                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       818321                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          758714                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          200254                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8720                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18619459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11069530                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1947176                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       958968                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2433656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         546916                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1007516                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1148100                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       191086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22411833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19978177     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          263348      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          304450      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          167814      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          191269      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          107344      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           72889      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          188521      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1138021      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22411833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078791                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447919                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18465116                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1165181                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2412685                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19687                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        349162                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       316188                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2041                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13512895                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10538                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        349162                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18495663                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         374227                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       707254                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2402898                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        82627                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13503746                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20325                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18768522                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     62873720                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     62873720                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16017637                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2750872                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3600                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2037                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           224657                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1293337                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       702854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17836                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       155339                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13481999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12744523                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18764                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1683375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3888978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22411833                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.568652                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259847                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17042475     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2159657      9.64%     85.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1161537      5.18%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       802117      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       701136      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       358675      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        88014      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        56338      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        41884      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22411833                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3264     11.76%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12059     43.45%     55.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12433     44.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10665057     83.68%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       198882      1.56%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1181678      9.27%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       697346      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12744523                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515696                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              27756                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     47947399                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15169121                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12528461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12772279                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32008                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       231611                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15861                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          780                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        349162                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         330651                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13258                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13485629                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1293337                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       702854                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2038                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       111196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       108175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       219371                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12553106                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1108630                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       191417                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1805768                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1756672                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            697138                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507950                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12528768                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12528461                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7446625                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19497365                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506953                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381930                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9407135                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11541693                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1944177                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       193496                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22062671                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.341088                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17347031     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2187102      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       916761      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       549821      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       381136      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       246840      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       128089      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102800      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       203091      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22062671                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9407135                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11541693                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1748716                       # Number of memory references committed
system.switch_cpus3.commit.loads              1061723                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1651902                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10405289                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234858                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       203091                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35345385                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27320922                       # The number of ROB writes
system.switch_cpus3.timesIdled                 287105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2301425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9407135                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11541693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9407135                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.627076                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.627076                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380651                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380651                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        56629885                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17388223                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12612595                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3142                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2010064                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1644124                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       197763                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       822686                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          788825                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          207445                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9056                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19355477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11241246                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2010064                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       996270                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2344944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         540414                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        509851                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1185263                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       197803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22550355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20205411     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          108690      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          173158      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          235282      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          241302      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          204423      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          114451      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          170627      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1097011      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22550355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081335                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454867                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19159840                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       707507                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2340451                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2736                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        339820                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       331238                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13792142                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        339820                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19211559                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         133084                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       455032                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2292067                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       118790                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13786597                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16851                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        51364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19238424                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64134526                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64134526                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16662337                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2576056                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3324                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1680                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           357786                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1290761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       699292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8065                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       223317                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13769226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13073446                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2020                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1527250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3663862                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22550355                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579745                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267880                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16975271     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2326233     10.32%     85.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1168859      5.18%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       853718      3.79%     94.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       674051      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       275439      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       174626      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        90078      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22550355                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2702     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8005     36.94%     49.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10962     50.59%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10994873     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       195105      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1184860      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       696970      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13073446                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.529005                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              21669                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48720934                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15299877                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12874583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13095115                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        26472                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       208012                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10485                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        339820                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         104964                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11736                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13772589                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1290761                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       699292                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1686                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       114636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       111442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       226078                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12890793                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1114412                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       182651                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1811323                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1832135                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            696911                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521614                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12874709                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12874583                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7389792                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19915181                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520959                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371063                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9713500                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11952805                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1819771                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       200025                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22210535                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538159                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379965                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17268754     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2468492     11.11%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       915298      4.12%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       436836      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390388      1.76%     96.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       212770      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       171095      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        83979      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       262923      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22210535                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9713500                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11952805                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1771553                       # Number of memory references committed
system.switch_cpus4.commit.loads              1082746                       # Number of loads committed
system.switch_cpus4.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1723722                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10769320                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       246205                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       262923                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35720110                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27885013                       # The number of ROB writes
system.switch_cpus4.timesIdled                 294795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2162903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9713500                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11952805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9713500                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544218                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544218                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393048                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393048                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58015165                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17934035                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12786307                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713257                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1806156                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1617981                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       144574                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1213064                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1196561                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          104369                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4265                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19184425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10273966                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1806156                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1300930                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2289277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         478930                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        453901                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1161555                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       141502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22261184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.514955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.750877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19971907     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          354707      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          171395      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          351040      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          106284      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          326379      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           49637      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           80642      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          849193      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22261184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073084                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.415727                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19021696                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       621341                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2284568                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1837                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        331738                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       164947                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1843                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11442546                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4433                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        331738                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19040872                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         393979                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       167689                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2265252                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        61650                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11425033                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8758                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        46277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     14919611                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     51701651                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     51701651                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12042905                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2876706                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1473                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          745                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           145393                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2107477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       323849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2204                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        73288                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11365260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10623624                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7015                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2094507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4310676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22261184                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.477226                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.088372                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17607127     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1434953      6.45%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1591008      7.15%     92.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       910981      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       460816      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       115945      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       134465      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3179      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2710      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22261184                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          17276     57.11%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7124     23.55%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         5850     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8299818     78.13%     78.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        80231      0.76%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          729      0.01%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1922285     18.09%     96.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       320561      3.02%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10623624                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.429876                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30250                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002847                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     43545697                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13461276                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10351126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10653874                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8291                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       435911                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9215                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        331738                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         327312                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7434                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11366746                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2107477                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       323849                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          744                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        97331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        55795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       153126                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10492857                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1896160                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       130767                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2216692                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1598712                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            320532                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.424584                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10354075                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10351126                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6271892                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13478196                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.418849                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.465336                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8257011                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9256390                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2110800                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1470                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       143482                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21929446                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.422099                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.293040                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18503818     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1331167      6.07%     90.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       869303      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       271840      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       458772      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86955      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        54763      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49968      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       302860      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21929446                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8257011                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9256390                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1986200                       # Number of memory references committed
system.switch_cpus5.commit.loads              1671566                       # Number of loads committed
system.switch_cpus5.commit.membars                734                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1423741                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8077593                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       112023                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       302860                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32993750                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23066390                       # The number of ROB writes
system.switch_cpus5.timesIdled                 434813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2452073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8257011                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9256390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8257011                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.993003                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.993003                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.334113                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.334113                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        48841785                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13443158                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12225625                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1468                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1942528                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1592300                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       192471                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       814790                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          757686                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          199847                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8707                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18587390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11045980                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1942528                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       957533                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2429433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545777                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1016583                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1146338                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22383607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19954174     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          263164      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          304008      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          168026      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          190706      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          107148      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73129      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          187958      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1135294      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22383607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078603                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446966                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18433884                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1173301                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2408541                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19707                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348172                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       315562                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2029                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13485230                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10583                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348172                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18464283                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         364935                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       724712                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398903                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        82600                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13476180                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20194                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     18730152                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     62747856                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     62747856                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15987655                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2742492                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2039                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           224308                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1289977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       701337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17680                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       155082                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13455365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12720453                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18228                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1679060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3875322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22383607                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568293                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259608                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17024643     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2155535      9.63%     85.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1159212      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       800453      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       699788      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       357722      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        88279      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56101      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        41874      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22383607                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3183     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12078     43.64%     55.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12413     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10646131     83.69%     83.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       198590      1.56%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1557      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1178271      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       695904      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12720453                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514722                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27674                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47870415                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15138169                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12505220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12748127                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31898                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       230255                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15636                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          779                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348172                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         323344                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12897                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13459003                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1289977                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       701337                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       111234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       107955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       219189                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12529470                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1105602                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190983                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1801320                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1753465                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            695718                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.506994                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12505476                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12505220                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7432553                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19463530                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506013                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381871                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9389511                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11520010                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1939171                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3143                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       193406                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22035435                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522795                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.340707                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17328670     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2182778      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       915243      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       548879      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       380376      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       246375      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       127789      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102604      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       202721      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22035435                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9389511                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11520010                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1745423                       # Number of memory references committed
system.switch_cpus6.commit.loads              1059722                       # Number of loads committed
system.switch_cpus6.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648766                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10385761                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234413                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       202721                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35291830                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27266553                       # The number of ROB writes
system.switch_cpus6.timesIdled                 286565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2329651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9389511                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11520010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9389511                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.632007                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.632007                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379938                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379938                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56522275                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17356422                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12585426                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1909337                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1561264                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       189465                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       812493                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          752414                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          196062                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8492                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18543897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10830206                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1909337                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       948476                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2269576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         548521                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        534649                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1142490                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21703118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.609900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19433542     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          123303      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          194302      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          307460      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          128237      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          145023      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          152779      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          100071      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1118401      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21703118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077260                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438235                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18374527                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       705818                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2262212                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5856                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        354703                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       313080                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13225734                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1587                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        354703                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18402177                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         185642                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       439791                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2240769                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        80034                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13215976                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         2471                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22804                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4788                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     18347840                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61472529                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61472529                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15640512                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2707328                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3365                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           240307                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1262817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       677444                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20428                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       154500                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13195952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3370                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12485202                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16282                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1679693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3753169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          325                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21703118                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575272                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.267614                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16437154     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2113215      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1156615      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       789758      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       735302      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       211828      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       164323      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        56187      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        38736      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21703118                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2950     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8914     38.40%     51.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11348     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10458620     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197035      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1512      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1155366      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       672669      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12485202                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505203                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23212                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46713016                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14879177                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12281040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12508414                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        37287                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       230657                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21159                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          811                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        354703                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         125739                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11481                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13199341                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1262817                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       677444                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1849                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       109652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       218025                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12304945                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1086079                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       180257                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1758369                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1731807                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            672290                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.497909                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12281256                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12281040                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7181620                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18752948                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.496941                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382960                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9186935                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11260762                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1938636                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       193169                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21348415                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527475                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.379847                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16774826     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2214721     10.37%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       863811      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       464613      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       347044      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       194319      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       120461      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       106917      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       261703      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21348415                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9186935                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11260762                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1688445                       # Number of memory references committed
system.switch_cpus7.commit.loads              1032160                       # Number of loads committed
system.switch_cpus7.commit.membars               1520                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1616289                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10146967                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       228797                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       261703                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34286058                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26753531                       # The number of ROB writes
system.switch_cpus7.timesIdled                 301599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3010140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9186935                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11260762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9186935                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.690044                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.690044                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371741                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371741                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55486345                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17027397                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12334015                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3042                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155154                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949285                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303246338                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353920444                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303246338                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353920444                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303246338                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353920444                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467972.743827                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516672.181022                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467972.743827                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516672.181022                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467972.743827                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516672.181022                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256696809                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304714068                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256696809                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304714068                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256696809                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304714068                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396137.050926                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444838.055474                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396137.050926                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444838.055474                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396137.050926                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444838.055474                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1540                       # number of replacements
system.l21.tagsinuse                      4095.829405                       # Cycle average of tags in use
system.l21.total_refs                          179385                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5636                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.828424                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.631029                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.424623                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   826.619772                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3192.153982                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005719                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.201811                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.779334                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999958                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3833                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3834                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             651                       # number of Writeback hits
system.l21.Writeback_hits::total                  651                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3839                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3840                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3839                       # number of overall hits
system.l21.overall_hits::total                   3840                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1512                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1540                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1512                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1540                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1512                       # number of overall misses
system.l21.overall_misses::total                 1540                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20777154                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    645450895                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      666228049                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20777154                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    645450895                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       666228049                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20777154                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    645450895                       # number of overall miss cycles
system.l21.overall_miss_latency::total      666228049                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5345                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5374                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          651                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              651                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5351                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5380                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5351                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5380                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.282881                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.286565                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.282564                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.286245                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.282564                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.286245                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 742041.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 426885.512566                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 432615.616234                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 742041.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 426885.512566                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 432615.616234                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 742041.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 426885.512566                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 432615.616234                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 224                       # number of writebacks
system.l21.writebacks::total                      224                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1512                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1540                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1512                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1540                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1512                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1540                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     18756254                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    536047933                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    554804187                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     18756254                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    536047933                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    554804187                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     18756254                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    536047933                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    554804187                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.282881                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.286565                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.282564                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.286245                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.282564                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.286245                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 669866.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 354529.056217                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 360262.459091                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 669866.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 354529.056217                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 360262.459091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 669866.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 354529.056217                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 360262.459091                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1253                       # number of replacements
system.l22.tagsinuse                      4095.422400                       # Cycle average of tags in use
system.l22.total_refs                          345865                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5349                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.659749                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          149.538700                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.632844                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   558.126651                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3358.124205                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.036508                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007235                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.136261                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.819855                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3891                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3892                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2229                       # number of Writeback hits
system.l22.Writeback_hits::total                 2229                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3906                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3907                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3906                       # number of overall hits
system.l22.overall_hits::total                   3907                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1217                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1251                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1219                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1253                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1219                       # number of overall misses
system.l22.overall_misses::total                 1253                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29187430                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    622472474                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      651659904                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1166466                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1166466                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29187430                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    623638940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       652826370                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29187430                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    623638940                       # number of overall miss cycles
system.l22.overall_miss_latency::total      652826370                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5108                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5143                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2229                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2229                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5125                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5160                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5125                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5160                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238254                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243243                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.117647                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.237854                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242829                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.237854                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242829                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 511481.079704                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 520911.194245                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       583233                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       583233                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 511598.802297                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 521010.670391                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 511598.802297                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 521010.670391                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 795                       # number of writebacks
system.l22.writebacks::total                      795                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1217                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1251                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1219                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1253                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1219                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1253                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    535091874                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    561838104                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1022866                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1022866                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    536114740                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    562860970                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    536114740                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    562860970                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238254                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243243                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.237854                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242829                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.237854                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242829                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 439681.079704                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 449111.194245                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       511433                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       511433                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 439798.802297                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 449210.670391                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 439798.802297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 449210.670391                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1278                       # number of replacements
system.l23.tagsinuse                      4095.429826                       # Cycle average of tags in use
system.l23.total_refs                          345876                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5374                       # Sample count of references to valid blocks.
system.l23.avg_refs                         64.360997                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          149.539856                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.634530                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   567.214726                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3349.040714                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036509                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007235                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.138480                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.817637                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999861                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3901                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3902                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2230                       # number of Writeback hits
system.l23.Writeback_hits::total                 2230                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3916                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3917                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3916                       # number of overall hits
system.l23.overall_hits::total                   3917                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1242                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1276                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1244                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1278                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1244                       # number of overall misses
system.l23.overall_misses::total                 1278                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     26519441                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    630343133                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      656862574                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1157421                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1157421                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     26519441                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    631500554                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       658019995                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     26519441                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    631500554                       # number of overall miss cycles
system.l23.overall_miss_latency::total      658019995                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5143                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5178                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2230                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2230                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5160                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5195                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5160                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5195                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.241493                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.246427                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241085                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246006                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241085                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246006                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 779983.558824                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 507522.651369                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 514782.581505                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 578710.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 578710.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 779983.558824                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 507637.101286                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 514882.625196                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 779983.558824                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 507637.101286                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 514882.625196                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 813                       # number of writebacks
system.l23.writebacks::total                      813                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1242                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1276                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1244                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1278                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1244                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1278                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     24076652                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    541076417                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    565153069                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1013571                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1013571                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     24076652                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    542089988                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    566166640                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     24076652                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    542089988                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    566166640                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.241493                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.246427                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241085                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246006                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241085                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246006                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 708136.823529                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 435649.289050                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 442909.928683                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 506785.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 506785.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 708136.823529                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 435763.655949                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 443009.890454                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 708136.823529                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 435763.655949                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 443009.890454                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           830                       # number of replacements
system.l24.tagsinuse                      4095.366592                       # Cycle average of tags in use
system.l24.total_refs                          265099                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4923                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.849076                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.334959                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.844651                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   393.146076                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3590.040906                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019125                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008263                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.095983                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.876475                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3083                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3085                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             962                       # number of Writeback hits
system.l24.Writeback_hits::total                  962                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3101                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3103                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3101                       # number of overall hits
system.l24.overall_hits::total                   3103                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          790                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  831                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          790                       # number of demand (read+write) misses
system.l24.demand_misses::total                   831                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          790                       # number of overall misses
system.l24.overall_misses::total                  831                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     36901206                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    361112057                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      398013263                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     36901206                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    361112057                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       398013263                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     36901206                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    361112057                       # number of overall miss cycles
system.l24.overall_miss_latency::total      398013263                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3873                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3916                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          962                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              962                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3891                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3934                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3891                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3934                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.203976                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.212206                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.203033                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.211235                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.203033                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.211235                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 900029.414634                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 457103.869620                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 478956.995187                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 900029.414634                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 457103.869620                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 478956.995187                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 900029.414634                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 457103.869620                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 478956.995187                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 449                       # number of writebacks
system.l24.writebacks::total                      449                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          789                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             830                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          789                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              830                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          789                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             830                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     33955037                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    303792114                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    337747151                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     33955037                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    303792114                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    337747151                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     33955037                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    303792114                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    337747151                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.203718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.211951                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.202776                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.210981                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.202776                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.210981                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 828171.634146                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 385034.365019                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 406924.278313                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 828171.634146                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 385034.365019                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 406924.278313                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 828171.634146                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 385034.365019                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 406924.278313                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1537                       # number of replacements
system.l25.tagsinuse                      4095.854169                       # Cycle average of tags in use
system.l25.total_refs                          179388                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5633                       # Sample count of references to valid blocks.
system.l25.avg_refs                         31.845908                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.632420                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.678634                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   821.674003                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3196.869111                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005781                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.200604                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.780486                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3832                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3833                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             655                       # number of Writeback hits
system.l25.Writeback_hits::total                  655                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3838                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3839                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3838                       # number of overall hits
system.l25.overall_hits::total                   3839                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1509                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1537                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1509                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1537                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1509                       # number of overall misses
system.l25.overall_misses::total                 1537                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     18325847                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    640617255                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      658943102                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     18325847                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    640617255                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       658943102                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     18325847                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    640617255                       # number of overall miss cycles
system.l25.overall_miss_latency::total      658943102                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5341                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5370                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          655                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              655                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5347                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5376                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5347                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5376                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.282531                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.286220                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.282214                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.285900                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.282214                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.285900                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 424530.984095                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 428720.300586                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 424530.984095                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 428720.300586                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 424530.984095                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 428720.300586                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 226                       # number of writebacks
system.l25.writebacks::total                      226                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1509                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1537                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1509                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1537                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1509                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1537                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    532253798                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    548569245                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    532253798                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    548569245                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    532253798                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    548569245                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.282531                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.286220                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.282214                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.285900                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.282214                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.285900                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 352719.548045                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 356909.072869                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 352719.548045                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 356909.072869                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 352719.548045                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 356909.072869                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1256                       # number of replacements
system.l26.tagsinuse                      4095.464836                       # Cycle average of tags in use
system.l26.total_refs                          345866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5352                       # Sample count of references to valid blocks.
system.l26.avg_refs                         64.623692                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          149.398176                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    30.537149                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   559.735880                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3355.793631                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.036474                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007455                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.136654                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.819286                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3895                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3896                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2226                       # number of Writeback hits
system.l26.Writeback_hits::total                 2226                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3910                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3911                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3910                       # number of overall hits
system.l26.overall_hits::total                   3911                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1217                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1254                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1219                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1256                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1219                       # number of overall misses
system.l26.overall_misses::total                 1256                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31770836                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    640790517                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      672561353                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       829926                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       829926                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31770836                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    641620443                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       673391279                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31770836                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    641620443                       # number of overall miss cycles
system.l26.overall_miss_latency::total      673391279                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5112                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5150                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2226                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2226                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5129                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5167                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5129                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5167                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238067                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243495                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.237668                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.243081                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.237668                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.243081                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 526532.881676                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 536332.817384                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       414963                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       414963                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 526349.830189                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 536139.553344                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 526349.830189                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 536139.553344                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 797                       # number of writebacks
system.l26.writebacks::total                      797                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1217                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1254                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1219                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1256                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1219                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1256                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    553334468                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    582447412                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       686326                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       686326                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    554020794                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    583133738                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    554020794                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    583133738                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238067                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243495                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.243081                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.243081                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 454670.885785                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 464471.620415                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       343163                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       343163                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 454487.936013                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 464278.453822                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 454487.936013                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 464278.453822                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2318                       # number of replacements
system.l27.tagsinuse                      4095.601443                       # Cycle average of tags in use
system.l27.total_refs                          324650                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6414                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.615840                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.376362                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.856648                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   871.151794                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3161.216638                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009125                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006313                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.212684                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.771781                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999903                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4358                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4359                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1396                       # number of Writeback hits
system.l27.Writeback_hits::total                 1396                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           12                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4370                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4371                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4370                       # number of overall hits
system.l27.overall_hits::total                   4371                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2281                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2317                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2281                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2317                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2281                       # number of overall misses
system.l27.overall_misses::total                 2317                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42834670                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1168580241                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1211414911                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42834670                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1168580241                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1211414911                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42834670                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1168580241                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1211414911                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6639                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6676                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1396                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1396                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6651                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6688                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6651                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6688                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.343576                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.347064                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.342956                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.346441                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.342956                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.346441                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1189851.944444                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 512310.495835                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 522837.682779                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1189851.944444                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 512310.495835                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 522837.682779                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1189851.944444                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 512310.495835                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 522837.682779                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 493                       # number of writebacks
system.l27.writebacks::total                      493                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2281                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2317                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2281                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2317                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2281                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2317                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40249077                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1004721937                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1044971014                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40249077                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1004721937                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1044971014                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40249077                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1004721937                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1044971014                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.343576                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.347064                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.342956                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.346441                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.342956                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.346441                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1118029.916667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 440474.325734                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 451001.732413                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1118029.916667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 440474.325734                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 451001.732413                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1118029.916667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 440474.325734                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 451001.732413                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1291000601                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1291000601                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297125015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297125015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297125015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297125015                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139976.211753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139976.211753                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139505.809314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139505.809314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139505.809314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139505.809314                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501829959                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501829959                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502968754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502968754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502968754                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502968754                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139049.586866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139049.586866                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138750.001103                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138750.001103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138750.001103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138750.001103                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.526922                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917888812                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1650879.158273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.342286                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.184636                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039010                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843245                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882255                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1161367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1161367                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1161367                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1161367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1161367                       # number of overall hits
system.cpu1.icache.overall_hits::total        1161367                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     24223374                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24223374                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     24223374                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24223374                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     24223374                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24223374                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1161404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1161404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1161404                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1161404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1161404                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1161404                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 654685.783784                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 654685.783784                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 654685.783784                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 654685.783784                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 654685.783784                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 654685.783784                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21114510                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21114510                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21114510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21114510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21114510                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21114510                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 728086.551724                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 728086.551724                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 728086.551724                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 728086.551724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 728086.551724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 728086.551724                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5351                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204729199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5607                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36513.144106                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.983077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.016923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.746028                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.253972                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1736400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1736400                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       312982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        312982                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          737                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          737                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          733                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          733                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2049382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2049382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2049382                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2049382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18471                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18501                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18501                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4256289135                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4256289135                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2434624                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2434624                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4258723759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4258723759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4258723759                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4258723759                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1754871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1754871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       313012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       313012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2067883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2067883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2067883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2067883                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010526                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008947                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008947                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008947                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008947                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230430.898977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230430.898977                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81154.133333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81154.133333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 230188.841630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 230188.841630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 230188.841630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 230188.841630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          651                       # number of writebacks
system.cpu1.dcache.writebacks::total              651                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13126                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5345                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5351                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5351                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    909275596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    909275596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    909660196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    909660196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    909660196                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    909660196                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002588                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002588                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002588                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002588                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170117.043218                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 170117.043218                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 169998.167819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 169998.167819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 169998.167819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 169998.167819                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.552268                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999367490                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1933012.553191                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.552268                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048962                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821398                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1147745                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1147745                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1147745                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1147745                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1147745                       # number of overall hits
system.cpu2.icache.overall_hits::total        1147745                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44191098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44191098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44191098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44191098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44191098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44191098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1147791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1147791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1147791                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1147791                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1147791                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1147791                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 960676.043478                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 960676.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 960676.043478                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29535550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29535550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29535550                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 843872.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5125                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158001515                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5381                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29362.853559                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.931741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.068259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.874733                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.125267                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       808714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         808714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       683137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        683137                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1715                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1571                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1491851                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1491851                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1491851                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1491851                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17653                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17653                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          515                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18168                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18168                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18168                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18168                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4155848531                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4155848531                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    226919037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    226919037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4382767568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4382767568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4382767568                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4382767568                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       826367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       826367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       683652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       683652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1510019                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1510019                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1510019                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1510019                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000753                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000753                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012032                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012032                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012032                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012032                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235418.825752                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235418.825752                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 440619.489320                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 440619.489320                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 241235.555262                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 241235.555262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 241235.555262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 241235.555262                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1026949                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 205389.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2229                       # number of writebacks
system.cpu2.dcache.writebacks::total             2229                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12545                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12545                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          498                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          498                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13043                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13043                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5108                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5108                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    888116748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    888116748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2155126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2155126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    890271874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    890271874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    890271874                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    890271874                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003394                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003394                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173867.805012                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173867.805012                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 126772.117647                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126772.117647                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.554008                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999367796                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1933013.145068                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.554008                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048965                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821401                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1148051                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1148051                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1148051                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1148051                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1148051                       # number of overall hits
system.cpu3.icache.overall_hits::total        1148051                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32414471                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32414471                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32414471                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32414471                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32414471                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32414471                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1148100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1148100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1148100                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1148100                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1148100                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1148100                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 661519.816327                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 661519.816327                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 661519.816327                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 661519.816327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 661519.816327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 661519.816327                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     26881838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     26881838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     26881838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     26881838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     26881838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     26881838                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 768052.514286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 768052.514286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 768052.514286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 768052.514286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 768052.514286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 768052.514286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5160                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158002915                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5416                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29173.359490                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.616847                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.383153                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.873503                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.126497                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       810128                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         810128                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       683122                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        683122                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1716                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1571                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1493250                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1493250                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1493250                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1493250                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          509                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18330                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18330                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18330                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18330                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4149603893                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4149603893                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    215012708                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    215012708                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4364616601                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4364616601                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4364616601                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4364616601                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       827949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       827949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       683631                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       683631                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1511580                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1511580                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1511580                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1511580                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021524                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021524                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000745                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000745                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012126                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012126                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012126                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012126                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232849.104596                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232849.104596                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 422421.823183                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 422421.823183                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238113.289744                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238113.289744                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238113.289744                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238113.289744                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1003718                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 250929.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2230                       # number of writebacks
system.cpu3.dcache.writebacks::total             2230                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12678                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12678                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          492                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          492                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13170                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13170                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13170                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13170                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5143                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5143                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5160                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5160                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5160                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5160                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    896752829                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    896752829                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2145881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2145881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    898898710                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    898898710                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    898898710                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    898898710                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174363.762201                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174363.762201                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 126228.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126228.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 174205.176357                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 174205.176357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 174205.176357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 174205.176357                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.027641                       # Cycle average of tags in use
system.cpu4.icache.total_refs               998097675                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1926829.488417                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.027641                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056134                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817352                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1185204                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1185204                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1185204                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1185204                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1185204                       # number of overall hits
system.cpu4.icache.overall_hits::total        1185204                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44819141                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44819141                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44819141                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44819141                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44819141                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44819141                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1185263                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1185263                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1185263                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1185263                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1185263                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1185263                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000050                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000050                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 759646.457627                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 759646.457627                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 759646.457627                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 759646.457627                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 759646.457627                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 759646.457627                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     37405486                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     37405486                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     37405486                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     37405486                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     37405486                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     37405486                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 869895.023256                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 869895.023256                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 869895.023256                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 869895.023256                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 869895.023256                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 869895.023256                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3891                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152130028                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4147                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36684.356884                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.037657                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.962343                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.871241                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.128759                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       815593                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         815593                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       685529                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        685529                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1657                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1657                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1651                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1501122                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1501122                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1501122                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1501122                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12428                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12428                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          101                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12529                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12529                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12529                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12529                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2280222185                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2280222185                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8420131                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8420131                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2288642316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2288642316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2288642316                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2288642316                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       828021                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       828021                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       685630                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       685630                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1513651                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1513651                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1513651                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1513651                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015009                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015009                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008277                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008277                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008277                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008277                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 183474.588429                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 183474.588429                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83367.633663                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83367.633663                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 182667.596456                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 182667.596456                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 182667.596456                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 182667.596456                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu4.dcache.writebacks::total              962                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8555                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8555                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           83                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8638                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8638                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3873                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3873                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3891                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3891                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3891                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3891                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    568389913                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    568389913                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1169379                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1169379                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    569559292                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    569559292                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    569559292                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    569559292                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002571                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002571                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002571                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002571                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 146757.013426                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 146757.013426                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64965.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64965.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 146378.640966                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 146378.640966                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 146378.640966                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 146378.640966                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.781300                       # Cycle average of tags in use
system.cpu5.icache.total_refs               917888964                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1650879.431655                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.596804                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.184496                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039418                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843244                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882662                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1161519                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1161519                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1161519                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1161519                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1161519                       # number of overall hits
system.cpu5.icache.overall_hits::total        1161519                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     20823991                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     20823991                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     20823991                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     20823991                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     20823991                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     20823991                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1161555                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1161555                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1161555                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1161555                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1161555                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1161555                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 578444.194444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 578444.194444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 578444.194444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     18645720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     18645720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     18645720                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 642955.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5347                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204731652                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5603                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36539.648760                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.880602                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.119398                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.741721                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.258279                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1738713                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1738713                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       313122                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        313122                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          736                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          734                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          734                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2051835                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2051835                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2051835                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2051835                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18496                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18496                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18526                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18526                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18526                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18526                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4238319488                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4238319488                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2503964                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2503964                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4240823452                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4240823452                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4240823452                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4240823452                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1757209                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1757209                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       313152                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       313152                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2070361                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2070361                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2070361                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2070361                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010526                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010526                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008948                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008948                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008948                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008948                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229147.896194                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229147.896194                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83465.466667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83465.466667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228911.985966                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228911.985966                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228911.985966                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228911.985966                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          655                       # number of writebacks
system.cpu5.dcache.writebacks::total              655                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13155                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13155                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13179                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13179                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13179                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13179                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5341                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5341                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5347                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5347                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    904272598                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    904272598                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    904657198                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    904657198                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    904657198                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    904657198                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002583                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002583                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002583                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002583                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 169307.732260                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 169307.732260                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 169189.676080                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 169189.676080                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 169189.676080                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 169189.676080                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               513.152365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999366030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1921857.750000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.456316                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.696048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.771949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.822360                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1146285                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1146285                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1146285                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1146285                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1146285                       # number of overall hits
system.cpu6.icache.overall_hits::total        1146285                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38985875                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38985875                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5129                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157999443                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5385                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              29340.657939                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.601366                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.398634                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873443                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126557                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       807922                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         807922                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       681861                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        681861                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1570                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1489783                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1489783                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1489783                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1489783                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17648                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17648                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          481                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18129                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18129                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18129                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18129                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4202044233                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4202044233                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    229238463                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    229238463                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4431282696                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4431282696                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4431282696                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4431282696                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238103.141036                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238103.141036                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 476587.241164                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 476587.241164                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244430.619229                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244430.619229                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244430.619229                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244430.619229                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       594660                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       148665                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu6.dcache.writebacks::total             2226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13000                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13000                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5129                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5129                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    906623755                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    906623755                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    908442350                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    908442350                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    908442350                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    908442350                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177352.064750                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177352.064750                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177118.804835                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177118.804835                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177118.804835                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177118.804835                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               518.804547                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003810113                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1904763.022770                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.998607                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.805940                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046472                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.784945                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1142432                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1142432                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1142432                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1142432                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1142432                       # number of overall hits
system.cpu7.icache.overall_hits::total        1142432                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     65793469                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     65793469                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     65793469                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     65793469                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     65793469                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     65793469                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1142490                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1142490                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1142490                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1142490                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1142490                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1142490                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1134370.155172                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1134370.155172                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1134370.155172                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1134370.155172                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1134370.155172                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1134370.155172                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43215230                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43215230                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43215230                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43215230                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43215230                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43215230                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1167979.189189                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1167979.189189                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1167979.189189                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1167979.189189                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1167979.189189                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1167979.189189                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6651                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166832349                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6907                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24154.097148                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.916310                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.083690                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.886392                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.113608                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       790476                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         790476                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       653147                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        653147                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1797                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1521                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1521                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1443623                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1443623                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1443623                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1443623                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17393                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17393                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           69                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17462                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17462                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17462                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17462                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4065558221                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4065558221                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5710586                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5710586                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4071268807                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4071268807                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4071268807                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4071268807                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       807869                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       807869                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       653216                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       653216                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1461085                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1461085                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1461085                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1461085                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000106                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011951                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011951                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011951                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011951                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 233746.807394                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 233746.807394                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82762.115942                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82762.115942                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 233150.200836                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 233150.200836                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 233150.200836                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 233150.200836                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1396                       # number of writebacks
system.cpu7.dcache.writebacks::total             1396                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10754                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10754                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           57                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10811                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10811                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10811                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10811                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6639                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6639                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6651                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6651                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6651                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6651                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1474016249                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1474016249                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       773413                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       773413                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1474789662                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1474789662                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1474789662                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1474789662                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008218                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008218                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004552                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004552                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004552                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004552                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 222023.836271                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 222023.836271                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64451.083333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64451.083333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 221739.537212                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 221739.537212                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 221739.537212                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 221739.537212                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
