v 20130925 2
C 44600 55300 1 90 0 lm555-1.sym
{
T 42200 57600 5 10 0 0 90 0 1
device=LM555
T 44600 57100 5 10 1 1 90 0 1
refdes=D_CLK
}
N 43100 55300 43100 55200 4
N 43100 55200 44700 55200 4
N 44700 55200 44700 57800 4
C 42800 57600 1 90 0 resistor-1.sym
{
T 42400 57900 5 10 0 0 90 0 1
device=RESISTOR
T 42500 57800 5 10 0 1 90 0 1
refdes=R?
}
C 42400 57600 1 90 0 resistor-1.sym
{
T 42000 57900 5 10 0 0 90 0 1
device=RESISTOR
T 42100 57800 5 10 0 1 90 0 1
refdes=R?
}
N 42700 57600 42300 57600 4
N 42700 58500 43100 58500 4
N 43100 58500 43100 57600 4
N 44700 57800 43100 57800 4
N 41800 59400 57000 59400 4
N 42300 58500 42300 59400 4
N 41800 56100 41800 59400 4
C 43700 57700 1 90 0 capacitor-1.sym
{
T 43000 57900 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 57900 5 10 0 1 90 0 1
refdes=C?
T 42800 57900 5 10 0 0 90 0 1
symversion=0.1
}
N 43500 57700 43500 57600 4
C 44000 53800 1 0 0 ground.sym
N 44200 55300 44200 54100 4
N 44200 57600 44200 57700 4
N 44200 57700 44800 57700 4
C 48900 55600 1 90 0 74161-1.sym
{
T 44760 55900 5 10 0 0 90 0 1
device=74161
T 44960 55900 5 10 0 0 90 0 1
footprint=DIP16
T 45100 57300 5 10 1 1 90 6 1
refdes=D_CTR
}
N 44800 57700 44800 55300 4
N 48300 55300 44800 55300 4
N 44900 59400 44900 55400 4
N 44900 55400 48700 55400 4
N 47100 55400 47100 55600 4
N 48300 55300 48300 55600 4
N 47500 55400 47500 55600 4
N 47900 55600 47900 55400 4
N 48700 55400 48700 55600 4
N 45500 57600 45500 57800 4
N 45500 57800 49000 57800 4
N 45900 57600 45900 57900 4
N 45900 57900 49100 57900 4
C 52100 55600 1 90 0 74139-1.sym
{
T 49150 55900 5 10 0 0 90 0 1
device=74139
T 49300 57300 5 10 1 1 90 6 1
refdes=D_MPLX
T 48950 55900 5 10 0 0 90 0 1
footprint=DIP16
}
N 49000 57800 49000 55400 4
N 49000 55400 50000 55400 4
N 50000 55100 50000 55600 4
N 49700 55600 49700 54100 4
N 51000 55600 51000 55400 4
N 51000 55400 52200 55400 4
N 52200 55400 52200 59400 4
N 49100 57900 49100 55500 4
N 50300 55500 49100 55500 4
N 50300 55000 50300 55600 4
N 49700 57600 49700 59300 4
N 50000 57600 50000 59100 4
N 50300 57600 50300 58900 4
N 50600 57600 50600 58700 4
N 50600 58700 57800 58700 4
N 50300 58900 59800 58900 4
N 50000 59100 61800 59100 4
C 64700 59400 1 180 0 resistor-1.sym
{
T 64400 59000 5 10 0 0 180 0 1
device=RESISTOR
T 64500 59100 5 10 0 1 180 0 1
refdes=R?
}
C 62700 59200 1 180 0 resistor-1.sym
{
T 62400 58800 5 10 0 0 180 0 1
device=RESISTOR
T 62500 58900 5 10 0 1 180 0 1
refdes=R?
}
C 60700 59000 1 180 0 resistor-1.sym
{
T 60400 58600 5 10 0 0 180 0 1
device=RESISTOR
T 60500 58700 5 10 0 1 180 0 1
refdes=R?
}
C 58700 58800 1 180 0 resistor-1.sym
{
T 58400 58400 5 10 0 0 180 0 1
device=RESISTOR
T 58500 58500 5 10 0 1 180 0 1
refdes=R?
}
N 58700 58700 58700 57500 4
N 60700 57500 60700 58900 4
N 62700 59100 62700 57500 4
N 64700 59300 64700 57500 4
N 49700 59300 63800 59300 4
C 56600 55200 1 90 0 AT28C64-1.sym
{
T 53150 55500 5 10 0 0 90 0 1
device=74377
T 52400 57200 5 10 1 1 90 6 1
refdes=EEPROM
T 52950 55500 5 10 0 0 90 0 1
footprint=DIP20
}
N 55300 54900 55300 53800 4
N 55000 54800 55000 53800 4
N 54400 54600 54400 53800 4
N 53200 54200 53200 53800 4
N 53500 54300 53500 53800 4
N 53800 54400 53800 53800 4
N 54100 54500 54100 53800 4
N 41700 54100 57000 54100 4
N 57000 59400 57000 56700 4
C 57100 54200 1 90 0 resistor-1.sym
{
T 56700 54500 5 10 0 0 90 0 1
device=RESISTOR
T 56800 54400 5 10 0 1 90 0 1
refdes=R?
}
N 56100 55200 56100 54100 4
N 56400 55200 56400 54100 4
C 56800 56700 1 270 0 switcap-switch-1.sym
{
T 57200 56600 5 10 0 0 270 0 1
device=SWITCAP-switch
T 56800 56400 5 10 0 1 270 0 1
clock=clk
T 57200 56300 5 10 1 1 270 0 1
refdes=NEG_D
}
N 57000 55900 57000 55100 4
C 56400 57500 1 270 0 7-digit-display.sym
{
T 59850 57200 5 10 0 0 270 0 1
device=74377
T 59600 55800 5 10 0 1 270 6 1
refdes=U?
T 60050 57200 5 10 0 0 270 0 1
footprint=DIP20
}
C 58400 57500 1 270 0 7-digit-display.sym
{
T 61850 57200 5 10 0 0 270 0 1
device=74377
T 61600 55800 5 10 0 1 270 6 1
refdes=U?
T 62050 57200 5 10 0 0 270 0 1
footprint=DIP20
}
C 60400 57500 1 270 0 7-digit-display.sym
{
T 63850 57200 5 10 0 0 270 0 1
device=74377
T 63600 55800 5 10 0 1 270 6 1
refdes=U?
T 64050 57200 5 10 0 0 270 0 1
footprint=DIP20
}
C 62400 57500 1 270 0 7-digit-display.sym
{
T 65850 57200 5 10 0 0 270 0 1
device=74377
T 65600 55800 5 10 0 1 270 6 1
refdes=U?
T 66050 57200 5 10 0 0 270 0 1
footprint=DIP20
}
N 58100 57500 58100 58500 4
N 54900 58500 64100 58500 4
N 64100 58500 64100 57500 4
N 58400 57500 58400 58400 4
N 54600 58400 64400 58400 4
N 64400 58400 64400 57500 4
N 59000 57500 59000 58300 4
N 54300 58300 65000 58300 4
N 65000 58300 65000 57500 4
N 59300 57500 59300 58200 4
N 54000 58200 65300 58200 4
N 65300 58200 65300 57500 4
N 60100 57500 60100 58500 4
N 60400 57500 60400 58400 4
N 61000 57500 61000 58300 4
N 61300 57500 61300 58200 4
N 62100 57500 62100 58500 4
N 62400 57500 62400 58400 4
N 63000 57500 63000 58300 4
N 63300 57500 63300 58200 4
C 41600 59400 1 0 0 5V-plus-1.sym
N 55800 57600 55800 59400 4
N 56800 54100 56800 57700 4
N 56800 57700 55500 57700 4
N 56100 57700 56100 57600 4
N 55500 57700 55500 57600 4
N 57500 55600 64100 55600 4
N 57600 55500 64400 55500 4
N 57700 55400 65000 55400 4
N 57800 55300 65300 55300 4
N 58100 55600 58100 55700 4
N 58400 55500 58400 55700 4
N 59000 55400 59000 55700 4
N 59300 55300 59300 55700 4
N 60100 55700 60100 55600 4
N 60400 55700 60400 55500 4
N 61000 55700 61000 55400 4
N 61300 55700 61300 55300 4
N 62100 55700 62100 55600 4
N 62400 55700 62400 55500 4
N 63000 55700 63000 55400 4
N 63300 55700 63300 55300 4
N 64100 55700 64100 55600 4
N 64400 55700 64400 55500 4
N 65000 55700 65000 55400 4
N 65300 55700 65300 55300 4
N 57800 57800 57800 55300 4
N 53100 57900 57700 57900 4
N 57700 57900 57700 55400 4
N 53400 58000 57600 58000 4
N 57600 58000 57600 55500 4
N 53700 58100 57500 58100 4
N 57500 58100 57500 55600 4
N 57800 57800 52800 57800 4
N 52800 57800 52800 57600 4
N 53100 57900 53100 57600 4
N 53400 58000 53400 57600 4
N 53700 58100 53700 57600 4
N 54000 58200 54000 57600 4
N 54300 58300 54300 57600 4
N 54600 57600 54600 58400 4
N 54900 57600 54900 58500 4
T 55200 53400 9 10 1 0 0 0 1
A0
T 54900 53400 9 10 1 0 0 0 1
A1
T 54600 53400 9 10 1 0 0 0 1
A2
T 54300 53400 9 10 1 0 0 0 1
A3
T 54000 53400 9 10 1 0 0 0 1
A4
T 53700 53400 9 10 1 0 0 0 1
A5
T 53400 53400 9 10 1 0 0 0 1
A6
T 53100 53400 9 10 1 0 0 0 1
A7
N 55300 54900 52800 54900 4
N 52800 54900 52800 55200 4
N 55000 54800 53100 54800 4
N 53100 54800 53100 55200 4
N 53400 55200 53400 54700 4
N 53400 54700 54700 54700 4
N 54700 54700 54700 53800 4
N 53700 55200 53700 54600 4
N 53700 54600 54400 54600 4
N 54000 55200 54000 54500 4
N 54000 54500 54100 54500 4
N 54300 55200 54300 54400 4
N 54300 54400 53800 54400 4
N 54600 55200 54600 54300 4
N 54600 54300 53500 54300 4
N 54900 55200 54900 54200 4
N 54900 54200 53200 54200 4
N 55800 55100 57000 55100 4
N 43500 58600 41700 58600 4
N 41700 54100 41700 58600 4
C 41600 51000 1 0 0 5V-plus-1.sym
C 43800 48600 1 90 0 resistor-1.sym
{
T 43400 48900 5 10 0 0 90 0 1
device=RESISTOR
T 43500 48800 5 10 0 1 90 0 1
refdes=R?
}
C 43800 47100 1 90 0 resistor-1.sym
{
T 43400 47400 5 10 0 0 90 0 1
device=RESISTOR
T 43500 47300 5 10 0 1 90 0 1
refdes=R?
}
C 43800 45700 1 90 0 resistor-1.sym
{
T 43400 46000 5 10 0 0 90 0 1
device=RESISTOR
T 43500 45900 5 10 0 1 90 0 1
refdes=R?
}
C 44700 47900 1 0 0 lm741-1.sym
{
T 45325 48850 5 8 0 0 0 0 1
device=LM741
T 44900 48800 5 10 0 1 0 0 1
refdes=U?
}
C 44000 46500 1 0 0 lm741-1.sym
{
T 44625 47450 5 8 0 0 0 0 1
device=LM741
T 44200 47400 5 10 0 1 0 0 1
refdes=U?
}
N 43700 48000 43700 48600 4
N 43700 48100 44700 48100 4
N 44700 48500 41800 48500 4
N 43700 47100 44000 47100 4
N 41800 46700 44000 46700 4
N 43700 47100 43700 46600 4
N 44500 47300 44500 51000 4
N 41800 51000 45200 51000 4
N 45200 48700 45200 51000 4
N 41800 45700 45200 45700 4
N 44500 45700 44500 46500 4
N 45200 45700 45200 47900 4
N 45700 47700 45700 48300 4
N 45000 46900 45700 46900 4
N 45700 46900 45700 47400 4
N 46900 47700 47800 47700 4
N 47000 49600 47000 47400 4
N 46900 47400 47000 47400 4
N 47000 49600 43600 49600 4
C 43600 49100 1 0 1 npn-3.sym
{
T 42700 49600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 42700 49600 5 10 0 1 0 6 1
refdes=Q?
}
N 43000 50100 41800 50100 4
N 43000 49100 43000 45700 4
C 41700 45400 1 0 0 gnd-1.sym
N 43700 49500 43700 51000 4
C 41900 50100 1 90 0 resistor-1.sym
{
T 41500 50400 5 10 0 0 90 0 1
device=RESISTOR
T 41600 50300 5 10 0 1 90 0 1
refdes=R?
}
C 41900 48900 1 90 0 resistor-1.sym
{
T 41500 49200 5 10 0 0 90 0 1
device=RESISTOR
T 41600 49100 5 10 0 1 90 0 1
refdes=R?
}
N 41800 48900 41800 46700 4
N 41800 49800 41800 50100 4
U 42500 51500 42500 45200 10 0
U 42500 45200 47200 45200 10 0
U 47200 45200 47200 51500 10 0
U 47200 51500 42500 51500 10 0
C 45700 45700 1 0 0 RS latch.sym
{
T 46000 49150 5 10 0 0 0 0 1
device=74377
T 46000 49350 5 10 0 0 0 0 1
footprint=DIP20
}
N 55800 55100 55800 55200 4
N 50000 55100 55200 55100 4
N 55200 55100 55200 55200 4
N 57000 54200 57000 54100 4
N 50300 55000 55500 55000 4
N 55500 55000 55500 55200 4
