{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:32:47 2013 " "Info: Processing started: Mon Nov 18 13:32:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrabalhoFinal -c ControleMotor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrabalhoFinal -c ControleMotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysClock " "Info: Assuming node \"sysClock\" is an undefined clock" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock " "Info: Detected ripple clock \"FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock\" as buffer" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 30 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysClock register FPGA_ADCMAX1111:m2\|indice\[0\] register FPGA_ADCMAX1111:m2\|estado.transfering 29.0 MHz 34.488 ns Internal " "Info: Clock \"sysClock\" has Internal fmax of 29.0 MHz between source register \"FPGA_ADCMAX1111:m2\|indice\[0\]\" and destination register \"FPGA_ADCMAX1111:m2\|estado.transfering\" (period= 34.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.046 ns + Longest register register " "Info: + Longest register to register delay is 10.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:m2\|indice\[0\] 1 REG LC_X10_Y10_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N3; Fanout = 9; REG Node = 'FPGA_ADCMAX1111:m2\|indice\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:m2|indice[0] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.511 ns) 3.211 ns FPGA_ADCMAX1111:m2\|Decoder0~0 2 COMB LC_X8_Y6_N6 3 " "Info: 2: + IC(2.700 ns) + CELL(0.511 ns) = 3.211 ns; Loc. = LC_X8_Y6_N6; Fanout = 3; COMB Node = 'FPGA_ADCMAX1111:m2\|Decoder0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { FPGA_ADCMAX1111:m2|indice[0] FPGA_ADCMAX1111:m2|Decoder0~0 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.401 ns) + CELL(0.200 ns) 5.812 ns FPGA_ADCMAX1111:m2\|Equal0~1 3 COMB LC_X10_Y10_N1 1 " "Info: 3: + IC(2.401 ns) + CELL(0.200 ns) = 5.812 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:m2\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { FPGA_ADCMAX1111:m2|Decoder0~0 FPGA_ADCMAX1111:m2|Equal0~1 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.200 ns) 8.416 ns FPGA_ADCMAX1111:m2\|Equal0~9 4 COMB LC_X13_Y9_N3 1 " "Info: 4: + IC(2.404 ns) + CELL(0.200 ns) = 8.416 ns; Loc. = LC_X13_Y9_N3; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:m2\|Equal0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { FPGA_ADCMAX1111:m2|Equal0~1 FPGA_ADCMAX1111:m2|Equal0~9 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.921 ns FPGA_ADCMAX1111:m2\|estado~7 5 COMB LC_X13_Y9_N4 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 8.921 ns; Loc. = LC_X13_Y9_N4; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:m2\|estado~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { FPGA_ADCMAX1111:m2|Equal0~9 FPGA_ADCMAX1111:m2|estado~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 10.046 ns FPGA_ADCMAX1111:m2\|estado.transfering 6 REG LC_X13_Y9_N5 37 " "Info: 6: + IC(0.534 ns) + CELL(0.591 ns) = 10.046 ns; Loc. = LC_X13_Y9_N5; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:m2\|estado.transfering'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { FPGA_ADCMAX1111:m2|estado~7 FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 16.94 % ) " "Info: Total cell delay = 1.702 ns ( 16.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.344 ns ( 83.06 % ) " "Info: Total interconnect delay = 8.344 ns ( 83.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.046 ns" { FPGA_ADCMAX1111:m2|indice[0] FPGA_ADCMAX1111:m2|Decoder0~0 FPGA_ADCMAX1111:m2|Equal0~1 FPGA_ADCMAX1111:m2|Equal0~9 FPGA_ADCMAX1111:m2|estado~7 FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.046 ns" { FPGA_ADCMAX1111:m2|indice[0] {} FPGA_ADCMAX1111:m2|Decoder0~0 {} FPGA_ADCMAX1111:m2|Equal0~1 {} FPGA_ADCMAX1111:m2|Equal0~9 {} FPGA_ADCMAX1111:m2|estado~7 {} FPGA_ADCMAX1111:m2|estado.transfering {} } { 0.000ns 2.700ns 2.401ns 2.404ns 0.305ns 0.534ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.489 ns - Smallest " "Info: - Smallest clock skew is -6.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysClock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"sysClock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysClock 1 CLK PIN_H5 102 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 102; CLK Node = 'sysClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysClock } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:m2\|estado.transfering 2 REG LC_X13_Y9_N5 37 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y9_N5; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:m2\|estado.transfering'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { sysClock FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { sysClock FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysClock source 10.308 ns - Longest register " "Info: - Longest clock path from clock \"sysClock\" to source register is 10.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysClock 1 CLK PIN_H5 102 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 102; CLK Node = 'sysClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysClock } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X14_Y8_N5 43 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N5; Fanout = 43; REG Node = 'FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.195 ns) + CELL(0.918 ns) 10.308 ns FPGA_ADCMAX1111:m2\|indice\[0\] 3 REG LC_X10_Y10_N3 9 " "Info: 3: + IC(5.195 ns) + CELL(0.918 ns) = 10.308 ns; Loc. = LC_X10_Y10_N3; Fanout = 9; REG Node = 'FPGA_ADCMAX1111:m2\|indice\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|indice[0] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.74 % ) " "Info: Total cell delay = 3.375 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.933 ns ( 67.26 % ) " "Info: Total interconnect delay = 6.933 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|indice[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|indice[0] {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { sysClock FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|indice[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|indice[0] {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 178 -1 0 } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.046 ns" { FPGA_ADCMAX1111:m2|indice[0] FPGA_ADCMAX1111:m2|Decoder0~0 FPGA_ADCMAX1111:m2|Equal0~1 FPGA_ADCMAX1111:m2|Equal0~9 FPGA_ADCMAX1111:m2|estado~7 FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.046 ns" { FPGA_ADCMAX1111:m2|indice[0] {} FPGA_ADCMAX1111:m2|Decoder0~0 {} FPGA_ADCMAX1111:m2|Equal0~1 {} FPGA_ADCMAX1111:m2|Equal0~9 {} FPGA_ADCMAX1111:m2|estado~7 {} FPGA_ADCMAX1111:m2|estado.transfering {} } { 0.000ns 2.700ns 2.401ns 2.404ns 0.305ns 0.534ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { sysClock FPGA_ADCMAX1111:m2|estado.transfering } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|indice[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|indice[0] {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PWM:m5\|Saida Botao_Baixo sysClock 12.052 ns register " "Info: tsu for register \"PWM:m5\|Saida\" (data pin = \"Botao_Baixo\", clock pin = \"sysClock\") is 12.052 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.538 ns + Longest pin register " "Info: + Longest pin to register delay is 15.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Botao_Baixo 1 PIN PIN_M9 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_M9; Fanout = 8; PIN Node = 'Botao_Baixo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Botao_Baixo } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.303 ns) + CELL(0.511 ns) 4.946 ns PulseProcessor:m4\|Duty\[20\]~2 2 COMB LC_X12_Y2_N0 1 " "Info: 2: + IC(3.303 ns) + CELL(0.511 ns) = 4.946 ns; Loc. = LC_X12_Y2_N0; Fanout = 1; COMB Node = 'PulseProcessor:m4\|Duty\[20\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { Botao_Baixo PulseProcessor:m4|Duty[20]~2 } "NODE_NAME" } } { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.451 ns PulseProcessor:m4\|Duty\[20\]~3 3 COMB LC_X12_Y2_N1 3 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.451 ns; Loc. = LC_X12_Y2_N1; Fanout = 3; COMB Node = 'PulseProcessor:m4\|Duty\[20\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { PulseProcessor:m4|Duty[20]~2 PulseProcessor:m4|Duty[20]~3 } "NODE_NAME" } } { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.511 ns) 9.400 ns PWM:m5\|LessThan0~3 4 COMB LC_X10_Y7_N5 2 " "Info: 4: + IC(3.438 ns) + CELL(0.511 ns) = 9.400 ns; Loc. = LC_X10_Y7_N5; Fanout = 2; COMB Node = 'PWM:m5\|LessThan0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { PulseProcessor:m4|Duty[20]~3 PWM:m5|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.200 ns) 11.522 ns PWM:m5\|LessThan0~5 5 COMB LC_X13_Y6_N4 1 " "Info: 5: + IC(1.922 ns) + CELL(0.200 ns) = 11.522 ns; Loc. = LC_X13_Y6_N4; Fanout = 1; COMB Node = 'PWM:m5\|LessThan0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { PWM:m5|LessThan0~3 PWM:m5|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.200 ns) 14.137 ns PWM:m5\|LessThan0~19 6 COMB LC_X9_Y7_N1 1 " "Info: 6: + IC(2.415 ns) + CELL(0.200 ns) = 14.137 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'PWM:m5\|LessThan0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { PWM:m5|LessThan0~5 PWM:m5|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.642 ns PWM:m5\|LessThan0~26 7 COMB LC_X9_Y7_N2 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 14.642 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; COMB Node = 'PWM:m5\|LessThan0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { PWM:m5|LessThan0~19 PWM:m5|LessThan0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 15.538 ns PWM:m5\|Saida 8 REG LC_X9_Y7_N3 1 " "Info: 8: + IC(0.305 ns) + CELL(0.591 ns) = 15.538 ns; Loc. = LC_X9_Y7_N3; Fanout = 1; REG Node = 'PWM:m5\|Saida'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { PWM:m5|LessThan0~26 PWM:m5|Saida } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.545 ns ( 22.82 % ) " "Info: Total cell delay = 3.545 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.993 ns ( 77.18 % ) " "Info: Total interconnect delay = 11.993 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.538 ns" { Botao_Baixo PulseProcessor:m4|Duty[20]~2 PulseProcessor:m4|Duty[20]~3 PWM:m5|LessThan0~3 PWM:m5|LessThan0~5 PWM:m5|LessThan0~19 PWM:m5|LessThan0~26 PWM:m5|Saida } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.538 ns" { Botao_Baixo {} Botao_Baixo~combout {} PulseProcessor:m4|Duty[20]~2 {} PulseProcessor:m4|Duty[20]~3 {} PWM:m5|LessThan0~3 {} PWM:m5|LessThan0~5 {} PWM:m5|LessThan0~19 {} PWM:m5|LessThan0~26 {} PWM:m5|Saida {} } { 0.000ns 0.000ns 3.303ns 0.305ns 3.438ns 1.922ns 2.415ns 0.305ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysClock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"sysClock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysClock 1 CLK PIN_H5 102 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 102; CLK Node = 'sysClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysClock } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns PWM:m5\|Saida 2 REG LC_X9_Y7_N3 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N3; Fanout = 1; REG Node = 'PWM:m5\|Saida'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { sysClock PWM:m5|Saida } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { sysClock PWM:m5|Saida } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { sysClock {} sysClock~combout {} PWM:m5|Saida {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.538 ns" { Botao_Baixo PulseProcessor:m4|Duty[20]~2 PulseProcessor:m4|Duty[20]~3 PWM:m5|LessThan0~3 PWM:m5|LessThan0~5 PWM:m5|LessThan0~19 PWM:m5|LessThan0~26 PWM:m5|Saida } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.538 ns" { Botao_Baixo {} Botao_Baixo~combout {} PulseProcessor:m4|Duty[20]~2 {} PulseProcessor:m4|Duty[20]~3 {} PWM:m5|LessThan0~3 {} PWM:m5|LessThan0~5 {} PWM:m5|LessThan0~19 {} PWM:m5|LessThan0~26 {} PWM:m5|Saida {} } { 0.000ns 0.000ns 3.303ns 0.305ns 3.438ns 1.922ns 2.415ns 0.305ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { sysClock PWM:m5|Saida } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { sysClock {} sysClock~combout {} PWM:m5|Saida {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysClock ADC_DIN FPGA_ADCMAX1111:m2\|bitConfig 15.582 ns register " "Info: tco from clock \"sysClock\" to destination pin \"ADC_DIN\" through register \"FPGA_ADCMAX1111:m2\|bitConfig\" is 15.582 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysClock source 10.308 ns + Longest register " "Info: + Longest clock path from clock \"sysClock\" to source register is 10.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysClock 1 CLK PIN_H5 102 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 102; CLK Node = 'sysClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysClock } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X14_Y8_N5 43 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N5; Fanout = 43; REG Node = 'FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.195 ns) + CELL(0.918 ns) 10.308 ns FPGA_ADCMAX1111:m2\|bitConfig 3 REG LC_X9_Y8_N1 1 " "Info: 3: + IC(5.195 ns) + CELL(0.918 ns) = 10.308 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:m2\|bitConfig'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitConfig } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.74 % ) " "Info: Total cell delay = 3.375 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.933 ns ( 67.26 % ) " "Info: Total interconnect delay = 6.933 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitConfig } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|bitConfig {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns + Longest register pin " "Info: + Longest register to pin delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:m2\|bitConfig 1 REG LC_X9_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:m2\|bitConfig'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:m2|bitConfig } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(2.322 ns) 4.898 ns ADC_DIN 2 PIN PIN_B12 0 " "Info: 2: + IC(2.576 ns) + CELL(2.322 ns) = 4.898 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'ADC_DIN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { FPGA_ADCMAX1111:m2|bitConfig ADC_DIN } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.41 % ) " "Info: Total cell delay = 2.322 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.576 ns ( 52.59 % ) " "Info: Total interconnect delay = 2.576 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { FPGA_ADCMAX1111:m2|bitConfig ADC_DIN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { FPGA_ADCMAX1111:m2|bitConfig {} ADC_DIN {} } { 0.000ns 2.576ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitConfig } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|bitConfig {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { FPGA_ADCMAX1111:m2|bitConfig ADC_DIN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { FPGA_ADCMAX1111:m2|bitConfig {} ADC_DIN {} } { 0.000ns 2.576ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FPGA_ADCMAX1111:m2\|bitsLidos\[19\] ADC_DOUT sysClock 4.212 ns register " "Info: th for register \"FPGA_ADCMAX1111:m2\|bitsLidos\[19\]\" (data pin = \"ADC_DOUT\", clock pin = \"sysClock\") is 4.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysClock destination 10.308 ns + Longest register " "Info: + Longest clock path from clock \"sysClock\" to destination register is 10.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysClock 1 CLK PIN_H5 102 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 102; CLK Node = 'sysClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysClock } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X14_Y8_N5 43 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N5; Fanout = 43; REG Node = 'FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.195 ns) + CELL(0.918 ns) 10.308 ns FPGA_ADCMAX1111:m2\|bitsLidos\[19\] 3 REG LC_X9_Y9_N0 2 " "Info: 3: + IC(5.195 ns) + CELL(0.918 ns) = 10.308 ns; Loc. = LC_X9_Y9_N0; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:m2\|bitsLidos\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.74 % ) " "Info: Total cell delay = 3.375 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.933 ns ( 67.26 % ) " "Info: Total interconnect delay = 6.933 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|bitsLidos[19] {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.317 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DOUT 1 PIN PIN_A11 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 8; PIN Node = 'ADC_DOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DOUT } "NODE_NAME" } } { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.594 ns) + CELL(0.591 ns) 6.317 ns FPGA_ADCMAX1111:m2\|bitsLidos\[19\] 2 REG LC_X9_Y9_N0 2 " "Info: 2: + IC(4.594 ns) + CELL(0.591 ns) = 6.317 ns; Loc. = LC_X9_Y9_N0; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:m2\|bitsLidos\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { ADC_DOUT FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 27.28 % ) " "Info: Total cell delay = 1.723 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.594 ns ( 72.72 % ) " "Info: Total interconnect delay = 4.594 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { ADC_DOUT FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.317 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:m2|bitsLidos[19] {} } { 0.000ns 0.000ns 4.594ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { sysClock FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { sysClock {} sysClock~combout {} FPGA_ADCMAX1111:m2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:m2|bitsLidos[19] {} } { 0.000ns 0.000ns 1.738ns 5.195ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { ADC_DOUT FPGA_ADCMAX1111:m2|bitsLidos[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.317 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:m2|bitsLidos[19] {} } { 0.000ns 0.000ns 4.594ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:32:48 2013 " "Info: Processing ended: Mon Nov 18 13:32:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
