
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//blkdiscard_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401288 <.init>:
  401288:	stp	x29, x30, [sp, #-16]!
  40128c:	mov	x29, sp
  401290:	bl	401660 <ferror@plt+0x60>
  401294:	ldp	x29, x30, [sp], #16
  401298:	ret

Disassembly of section .plt:

00000000004012a0 <memcpy@plt-0x20>:
  4012a0:	stp	x16, x30, [sp, #-16]!
  4012a4:	adrp	x16, 416000 <ferror@plt+0x14a00>
  4012a8:	ldr	x17, [x16, #4088]
  4012ac:	add	x16, x16, #0xff8
  4012b0:	br	x17
  4012b4:	nop
  4012b8:	nop
  4012bc:	nop

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4012c4:	ldr	x17, [x16]
  4012c8:	add	x16, x16, #0x0
  4012cc:	br	x17

00000000004012d0 <_exit@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4012d4:	ldr	x17, [x16, #8]
  4012d8:	add	x16, x16, #0x8
  4012dc:	br	x17

00000000004012e0 <strtoul@plt>:
  4012e0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4012e4:	ldr	x17, [x16, #16]
  4012e8:	add	x16, x16, #0x10
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4012f4:	ldr	x17, [x16, #24]
  4012f8:	add	x16, x16, #0x18
  4012fc:	br	x17

0000000000401300 <fputs@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401304:	ldr	x17, [x16, #32]
  401308:	add	x16, x16, #0x20
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401314:	ldr	x17, [x16, #40]
  401318:	add	x16, x16, #0x28
  40131c:	br	x17

0000000000401320 <dup@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401324:	ldr	x17, [x16, #48]
  401328:	add	x16, x16, #0x30
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401334:	ldr	x17, [x16, #56]
  401338:	add	x16, x16, #0x38
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401344:	ldr	x17, [x16, #64]
  401348:	add	x16, x16, #0x40
  40134c:	br	x17

0000000000401350 <sysinfo@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401354:	ldr	x17, [x16, #72]
  401358:	add	x16, x16, #0x48
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401364:	ldr	x17, [x16, #80]
  401368:	add	x16, x16, #0x50
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401374:	ldr	x17, [x16, #88]
  401378:	add	x16, x16, #0x58
  40137c:	br	x17

0000000000401380 <clock_gettime@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401384:	ldr	x17, [x16, #96]
  401388:	add	x16, x16, #0x60
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401394:	ldr	x17, [x16, #104]
  401398:	add	x16, x16, #0x68
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013a4:	ldr	x17, [x16, #112]
  4013a8:	add	x16, x16, #0x70
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013b4:	ldr	x17, [x16, #120]
  4013b8:	add	x16, x16, #0x78
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013c4:	ldr	x17, [x16, #128]
  4013c8:	add	x16, x16, #0x80
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013d4:	ldr	x17, [x16, #136]
  4013d8:	add	x16, x16, #0x88
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013e4:	ldr	x17, [x16, #144]
  4013e8:	add	x16, x16, #0x90
  4013ec:	br	x17

00000000004013f0 <bindtextdomain@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4013f4:	ldr	x17, [x16, #152]
  4013f8:	add	x16, x16, #0x98
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401404:	ldr	x17, [x16, #160]
  401408:	add	x16, x16, #0xa0
  40140c:	br	x17

0000000000401410 <fgetc@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401414:	ldr	x17, [x16, #168]
  401418:	add	x16, x16, #0xa8
  40141c:	br	x17

0000000000401420 <gettimeofday@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401424:	ldr	x17, [x16, #176]
  401428:	add	x16, x16, #0xb0
  40142c:	br	x17

0000000000401430 <strdup@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401434:	ldr	x17, [x16, #184]
  401438:	add	x16, x16, #0xb8
  40143c:	br	x17

0000000000401440 <close@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401444:	ldr	x17, [x16, #192]
  401448:	add	x16, x16, #0xc0
  40144c:	br	x17

0000000000401450 <__gmon_start__@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401454:	ldr	x17, [x16, #200]
  401458:	add	x16, x16, #0xc8
  40145c:	br	x17

0000000000401460 <strtoumax@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401464:	ldr	x17, [x16, #208]
  401468:	add	x16, x16, #0xd0
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401474:	ldr	x17, [x16, #216]
  401478:	add	x16, x16, #0xd8
  40147c:	br	x17

0000000000401480 <textdomain@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401484:	ldr	x17, [x16, #224]
  401488:	add	x16, x16, #0xe0
  40148c:	br	x17

0000000000401490 <getopt_long@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401494:	ldr	x17, [x16, #232]
  401498:	add	x16, x16, #0xe8
  40149c:	br	x17

00000000004014a0 <strcmp@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014a4:	ldr	x17, [x16, #240]
  4014a8:	add	x16, x16, #0xf0
  4014ac:	br	x17

00000000004014b0 <warn@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014b4:	ldr	x17, [x16, #248]
  4014b8:	add	x16, x16, #0xf8
  4014bc:	br	x17

00000000004014c0 <__ctype_b_loc@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014c4:	ldr	x17, [x16, #256]
  4014c8:	add	x16, x16, #0x100
  4014cc:	br	x17

00000000004014d0 <strtol@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014d4:	ldr	x17, [x16, #264]
  4014d8:	add	x16, x16, #0x108
  4014dc:	br	x17

00000000004014e0 <free@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014e4:	ldr	x17, [x16, #272]
  4014e8:	add	x16, x16, #0x110
  4014ec:	br	x17

00000000004014f0 <vasprintf@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4014f4:	ldr	x17, [x16, #280]
  4014f8:	add	x16, x16, #0x118
  4014fc:	br	x17

0000000000401500 <strndup@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401504:	ldr	x17, [x16, #288]
  401508:	add	x16, x16, #0x120
  40150c:	br	x17

0000000000401510 <strspn@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401514:	ldr	x17, [x16, #296]
  401518:	add	x16, x16, #0x128
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401524:	ldr	x17, [x16, #304]
  401528:	add	x16, x16, #0x130
  40152c:	br	x17

0000000000401530 <fflush@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401534:	ldr	x17, [x16, #312]
  401538:	add	x16, x16, #0x138
  40153c:	br	x17

0000000000401540 <warnx@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401544:	ldr	x17, [x16, #320]
  401548:	add	x16, x16, #0x140
  40154c:	br	x17

0000000000401550 <__fxstat@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401554:	ldr	x17, [x16, #328]
  401558:	add	x16, x16, #0x148
  40155c:	br	x17

0000000000401560 <errx@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401564:	ldr	x17, [x16, #336]
  401568:	add	x16, x16, #0x150
  40156c:	br	x17

0000000000401570 <strcspn@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401574:	ldr	x17, [x16, #344]
  401578:	add	x16, x16, #0x158
  40157c:	br	x17

0000000000401580 <printf@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401584:	ldr	x17, [x16, #352]
  401588:	add	x16, x16, #0x160
  40158c:	br	x17

0000000000401590 <__assert_fail@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401594:	ldr	x17, [x16, #360]
  401598:	add	x16, x16, #0x168
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015a4:	ldr	x17, [x16, #368]
  4015a8:	add	x16, x16, #0x170
  4015ac:	br	x17

00000000004015b0 <gettext@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015b4:	ldr	x17, [x16, #376]
  4015b8:	add	x16, x16, #0x178
  4015bc:	br	x17

00000000004015c0 <fprintf@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015c4:	ldr	x17, [x16, #384]
  4015c8:	add	x16, x16, #0x180
  4015cc:	br	x17

00000000004015d0 <err@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015d4:	ldr	x17, [x16, #392]
  4015d8:	add	x16, x16, #0x188
  4015dc:	br	x17

00000000004015e0 <ioctl@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015e4:	ldr	x17, [x16, #400]
  4015e8:	add	x16, x16, #0x190
  4015ec:	br	x17

00000000004015f0 <setlocale@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15a00>
  4015f4:	ldr	x17, [x16, #408]
  4015f8:	add	x16, x16, #0x198
  4015fc:	br	x17

0000000000401600 <ferror@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15a00>
  401604:	ldr	x17, [x16, #416]
  401608:	add	x16, x16, #0x1a0
  40160c:	br	x17

Disassembly of section .text:

0000000000401610 <.text>:
  401610:	mov	x29, #0x0                   	// #0
  401614:	mov	x30, #0x0                   	// #0
  401618:	mov	x5, x0
  40161c:	ldr	x1, [sp]
  401620:	add	x2, sp, #0x8
  401624:	mov	x6, sp
  401628:	movz	x0, #0x0, lsl #48
  40162c:	movk	x0, #0x0, lsl #32
  401630:	movk	x0, #0x40, lsl #16
  401634:	movk	x0, #0x1b7c
  401638:	movz	x3, #0x0, lsl #48
  40163c:	movk	x3, #0x0, lsl #32
  401640:	movk	x3, #0x40, lsl #16
  401644:	movk	x3, #0x5048
  401648:	movz	x4, #0x0, lsl #48
  40164c:	movk	x4, #0x0, lsl #32
  401650:	movk	x4, #0x40, lsl #16
  401654:	movk	x4, #0x50c8
  401658:	bl	401400 <__libc_start_main@plt>
  40165c:	bl	401470 <abort@plt>
  401660:	adrp	x0, 416000 <ferror@plt+0x14a00>
  401664:	ldr	x0, [x0, #4064]
  401668:	cbz	x0, 401670 <ferror@plt+0x70>
  40166c:	b	401450 <__gmon_start__@plt>
  401670:	ret
  401674:	stp	x29, x30, [sp, #-32]!
  401678:	mov	x29, sp
  40167c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401680:	add	x0, x0, #0x1d0
  401684:	str	x0, [sp, #24]
  401688:	ldr	x0, [sp, #24]
  40168c:	str	x0, [sp, #24]
  401690:	ldr	x1, [sp, #24]
  401694:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401698:	add	x0, x0, #0x1d0
  40169c:	cmp	x1, x0
  4016a0:	b.eq	4016dc <ferror@plt+0xdc>  // b.none
  4016a4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4016a8:	add	x0, x0, #0x108
  4016ac:	ldr	x0, [x0]
  4016b0:	str	x0, [sp, #16]
  4016b4:	ldr	x0, [sp, #16]
  4016b8:	str	x0, [sp, #16]
  4016bc:	ldr	x0, [sp, #16]
  4016c0:	cmp	x0, #0x0
  4016c4:	b.eq	4016e0 <ferror@plt+0xe0>  // b.none
  4016c8:	ldr	x1, [sp, #16]
  4016cc:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4016d0:	add	x0, x0, #0x1d0
  4016d4:	blr	x1
  4016d8:	b	4016e0 <ferror@plt+0xe0>
  4016dc:	nop
  4016e0:	ldp	x29, x30, [sp], #32
  4016e4:	ret
  4016e8:	stp	x29, x30, [sp, #-48]!
  4016ec:	mov	x29, sp
  4016f0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4016f4:	add	x0, x0, #0x1d0
  4016f8:	str	x0, [sp, #40]
  4016fc:	ldr	x0, [sp, #40]
  401700:	str	x0, [sp, #40]
  401704:	ldr	x1, [sp, #40]
  401708:	adrp	x0, 417000 <ferror@plt+0x15a00>
  40170c:	add	x0, x0, #0x1d0
  401710:	sub	x0, x1, x0
  401714:	asr	x0, x0, #3
  401718:	lsr	x1, x0, #63
  40171c:	add	x0, x1, x0
  401720:	asr	x0, x0, #1
  401724:	str	x0, [sp, #32]
  401728:	ldr	x0, [sp, #32]
  40172c:	cmp	x0, #0x0
  401730:	b.eq	401770 <ferror@plt+0x170>  // b.none
  401734:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401738:	add	x0, x0, #0x110
  40173c:	ldr	x0, [x0]
  401740:	str	x0, [sp, #24]
  401744:	ldr	x0, [sp, #24]
  401748:	str	x0, [sp, #24]
  40174c:	ldr	x0, [sp, #24]
  401750:	cmp	x0, #0x0
  401754:	b.eq	401774 <ferror@plt+0x174>  // b.none
  401758:	ldr	x2, [sp, #24]
  40175c:	ldr	x1, [sp, #32]
  401760:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401764:	add	x0, x0, #0x1d0
  401768:	blr	x2
  40176c:	b	401774 <ferror@plt+0x174>
  401770:	nop
  401774:	ldp	x29, x30, [sp], #48
  401778:	ret
  40177c:	stp	x29, x30, [sp, #-16]!
  401780:	mov	x29, sp
  401784:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401788:	add	x0, x0, #0x1f8
  40178c:	ldrb	w0, [x0]
  401790:	and	x0, x0, #0xff
  401794:	cmp	x0, #0x0
  401798:	b.ne	4017b4 <ferror@plt+0x1b4>  // b.any
  40179c:	bl	401674 <ferror@plt+0x74>
  4017a0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4017a4:	add	x0, x0, #0x1f8
  4017a8:	mov	w1, #0x1                   	// #1
  4017ac:	strb	w1, [x0]
  4017b0:	b	4017b8 <ferror@plt+0x1b8>
  4017b4:	nop
  4017b8:	ldp	x29, x30, [sp], #16
  4017bc:	ret
  4017c0:	stp	x29, x30, [sp, #-16]!
  4017c4:	mov	x29, sp
  4017c8:	bl	4016e8 <ferror@plt+0xe8>
  4017cc:	nop
  4017d0:	ldp	x29, x30, [sp], #16
  4017d4:	ret
  4017d8:	stp	x29, x30, [sp, #-48]!
  4017dc:	mov	x29, sp
  4017e0:	str	x0, [sp, #24]
  4017e4:	bl	4015a0 <__errno_location@plt>
  4017e8:	str	wzr, [x0]
  4017ec:	ldr	x0, [sp, #24]
  4017f0:	bl	401600 <ferror@plt>
  4017f4:	cmp	w0, #0x0
  4017f8:	b.ne	401854 <ferror@plt+0x254>  // b.any
  4017fc:	ldr	x0, [sp, #24]
  401800:	bl	401530 <fflush@plt>
  401804:	cmp	w0, #0x0
  401808:	b.ne	401854 <ferror@plt+0x254>  // b.any
  40180c:	ldr	x0, [sp, #24]
  401810:	bl	4013b0 <fileno@plt>
  401814:	str	w0, [sp, #44]
  401818:	ldr	w0, [sp, #44]
  40181c:	cmp	w0, #0x0
  401820:	b.lt	40185c <ferror@plt+0x25c>  // b.tstop
  401824:	ldr	w0, [sp, #44]
  401828:	bl	401320 <dup@plt>
  40182c:	str	w0, [sp, #44]
  401830:	ldr	w0, [sp, #44]
  401834:	cmp	w0, #0x0
  401838:	b.lt	40185c <ferror@plt+0x25c>  // b.tstop
  40183c:	ldr	w0, [sp, #44]
  401840:	bl	401440 <close@plt>
  401844:	cmp	w0, #0x0
  401848:	b.ne	40185c <ferror@plt+0x25c>  // b.any
  40184c:	mov	w0, #0x0                   	// #0
  401850:	b	40187c <ferror@plt+0x27c>
  401854:	nop
  401858:	b	401860 <ferror@plt+0x260>
  40185c:	nop
  401860:	bl	4015a0 <__errno_location@plt>
  401864:	ldr	w0, [x0]
  401868:	cmp	w0, #0x9
  40186c:	b.ne	401878 <ferror@plt+0x278>  // b.any
  401870:	mov	w0, #0x0                   	// #0
  401874:	b	40187c <ferror@plt+0x27c>
  401878:	mov	w0, #0xffffffff            	// #-1
  40187c:	ldp	x29, x30, [sp], #48
  401880:	ret
  401884:	stp	x29, x30, [sp, #-16]!
  401888:	mov	x29, sp
  40188c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401890:	add	x0, x0, #0x1e8
  401894:	ldr	x0, [x0]
  401898:	bl	4017d8 <ferror@plt+0x1d8>
  40189c:	cmp	w0, #0x0
  4018a0:	b.eq	4018f0 <ferror@plt+0x2f0>  // b.none
  4018a4:	bl	4015a0 <__errno_location@plt>
  4018a8:	ldr	w0, [x0]
  4018ac:	cmp	w0, #0x20
  4018b0:	b.eq	4018f0 <ferror@plt+0x2f0>  // b.none
  4018b4:	bl	4015a0 <__errno_location@plt>
  4018b8:	ldr	w0, [x0]
  4018bc:	cmp	w0, #0x0
  4018c0:	b.eq	4018d8 <ferror@plt+0x2d8>  // b.none
  4018c4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4018c8:	add	x0, x0, #0x118
  4018cc:	bl	4015b0 <gettext@plt>
  4018d0:	bl	4014b0 <warn@plt>
  4018d4:	b	4018e8 <ferror@plt+0x2e8>
  4018d8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4018dc:	add	x0, x0, #0x118
  4018e0:	bl	4015b0 <gettext@plt>
  4018e4:	bl	401540 <warnx@plt>
  4018e8:	mov	w0, #0x1                   	// #1
  4018ec:	bl	4012d0 <_exit@plt>
  4018f0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4018f4:	add	x0, x0, #0x1d0
  4018f8:	ldr	x0, [x0]
  4018fc:	bl	4017d8 <ferror@plt+0x1d8>
  401900:	cmp	w0, #0x0
  401904:	b.eq	401910 <ferror@plt+0x310>  // b.none
  401908:	mov	w0, #0x1                   	// #1
  40190c:	bl	4012d0 <_exit@plt>
  401910:	nop
  401914:	ldp	x29, x30, [sp], #16
  401918:	ret
  40191c:	stp	x29, x30, [sp, #-16]!
  401920:	mov	x29, sp
  401924:	adrp	x0, 401000 <memcpy@plt-0x2c0>
  401928:	add	x0, x0, #0x884
  40192c:	bl	4050d0 <ferror@plt+0x3ad0>
  401930:	nop
  401934:	ldp	x29, x30, [sp], #16
  401938:	ret
  40193c:	stp	x29, x30, [sp, #-48]!
  401940:	mov	x29, sp
  401944:	str	w0, [sp, #44]
  401948:	str	x1, [sp, #32]
  40194c:	str	x2, [sp, #24]
  401950:	ldr	w0, [sp, #44]
  401954:	cmp	w0, #0x2
  401958:	b.eq	4019bc <ferror@plt+0x3bc>  // b.none
  40195c:	ldr	w0, [sp, #44]
  401960:	cmp	w0, #0x2
  401964:	b.gt	4019f8 <ferror@plt+0x3f8>
  401968:	ldr	w0, [sp, #44]
  40196c:	cmp	w0, #0x0
  401970:	b.eq	4019bc <ferror@plt+0x3bc>  // b.none
  401974:	ldr	w0, [sp, #44]
  401978:	cmp	w0, #0x1
  40197c:	b.ne	4019f8 <ferror@plt+0x3f8>  // b.any
  401980:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401984:	add	x0, x0, #0x128
  401988:	bl	4015b0 <gettext@plt>
  40198c:	mov	x4, x0
  401990:	ldr	x0, [sp, #24]
  401994:	add	x0, x0, #0x8
  401998:	ldr	x1, [x0]
  40199c:	ldr	x0, [sp, #24]
  4019a0:	ldr	x0, [x0]
  4019a4:	mov	x3, x0
  4019a8:	mov	x2, x1
  4019ac:	ldr	x1, [sp, #32]
  4019b0:	mov	x0, x4
  4019b4:	bl	401580 <printf@plt>
  4019b8:	b	4019f8 <ferror@plt+0x3f8>
  4019bc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4019c0:	add	x0, x0, #0x158
  4019c4:	bl	4015b0 <gettext@plt>
  4019c8:	mov	x4, x0
  4019cc:	ldr	x0, [sp, #24]
  4019d0:	add	x0, x0, #0x8
  4019d4:	ldr	x1, [x0]
  4019d8:	ldr	x0, [sp, #24]
  4019dc:	ldr	x0, [x0]
  4019e0:	mov	x3, x0
  4019e4:	mov	x2, x1
  4019e8:	ldr	x1, [sp, #32]
  4019ec:	mov	x0, x4
  4019f0:	bl	401580 <printf@plt>
  4019f4:	nop
  4019f8:	nop
  4019fc:	ldp	x29, x30, [sp], #48
  401a00:	ret
  401a04:	stp	x29, x30, [sp, #-48]!
  401a08:	mov	x29, sp
  401a0c:	str	x19, [sp, #16]
  401a10:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401a14:	add	x0, x0, #0x1e8
  401a18:	ldr	x0, [x0]
  401a1c:	str	x0, [sp, #40]
  401a20:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401a24:	add	x0, x0, #0x188
  401a28:	bl	4015b0 <gettext@plt>
  401a2c:	ldr	x1, [sp, #40]
  401a30:	bl	401300 <fputs@plt>
  401a34:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401a38:	add	x0, x0, #0x198
  401a3c:	bl	4015b0 <gettext@plt>
  401a40:	mov	x1, x0
  401a44:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401a48:	add	x0, x0, #0x1f0
  401a4c:	ldr	x0, [x0]
  401a50:	mov	x2, x0
  401a54:	ldr	x0, [sp, #40]
  401a58:	bl	4015c0 <fprintf@plt>
  401a5c:	ldr	x1, [sp, #40]
  401a60:	mov	w0, #0xa                   	// #10
  401a64:	bl	401370 <fputc@plt>
  401a68:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401a6c:	add	x0, x0, #0x1b0
  401a70:	bl	4015b0 <gettext@plt>
  401a74:	ldr	x1, [sp, #40]
  401a78:	bl	401300 <fputs@plt>
  401a7c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401a80:	add	x0, x0, #0x1e0
  401a84:	bl	4015b0 <gettext@plt>
  401a88:	ldr	x1, [sp, #40]
  401a8c:	bl	401300 <fputs@plt>
  401a90:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401a94:	add	x0, x0, #0x1f0
  401a98:	bl	4015b0 <gettext@plt>
  401a9c:	ldr	x1, [sp, #40]
  401aa0:	bl	401300 <fputs@plt>
  401aa4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401aa8:	add	x0, x0, #0x228
  401aac:	bl	4015b0 <gettext@plt>
  401ab0:	ldr	x1, [sp, #40]
  401ab4:	bl	401300 <fputs@plt>
  401ab8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401abc:	add	x0, x0, #0x270
  401ac0:	bl	4015b0 <gettext@plt>
  401ac4:	ldr	x1, [sp, #40]
  401ac8:	bl	401300 <fputs@plt>
  401acc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401ad0:	add	x0, x0, #0x2b8
  401ad4:	bl	4015b0 <gettext@plt>
  401ad8:	ldr	x1, [sp, #40]
  401adc:	bl	401300 <fputs@plt>
  401ae0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401ae4:	add	x0, x0, #0x2e8
  401ae8:	bl	4015b0 <gettext@plt>
  401aec:	ldr	x1, [sp, #40]
  401af0:	bl	401300 <fputs@plt>
  401af4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401af8:	add	x0, x0, #0x320
  401afc:	bl	4015b0 <gettext@plt>
  401b00:	ldr	x1, [sp, #40]
  401b04:	bl	401300 <fputs@plt>
  401b08:	ldr	x1, [sp, #40]
  401b0c:	mov	w0, #0xa                   	// #10
  401b10:	bl	401370 <fputc@plt>
  401b14:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b18:	add	x0, x0, #0x358
  401b1c:	bl	4015b0 <gettext@plt>
  401b20:	mov	x19, x0
  401b24:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b28:	add	x0, x0, #0x370
  401b2c:	bl	4015b0 <gettext@plt>
  401b30:	mov	x4, x0
  401b34:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b38:	add	x3, x0, #0x380
  401b3c:	mov	x2, x19
  401b40:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b44:	add	x1, x0, #0x390
  401b48:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b4c:	add	x0, x0, #0x3a0
  401b50:	bl	401580 <printf@plt>
  401b54:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b58:	add	x0, x0, #0x3b8
  401b5c:	bl	4015b0 <gettext@plt>
  401b60:	mov	x2, x0
  401b64:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b68:	add	x1, x0, #0x3d8
  401b6c:	mov	x0, x2
  401b70:	bl	401580 <printf@plt>
  401b74:	mov	w0, #0x0                   	// #0
  401b78:	bl	401310 <exit@plt>
  401b7c:	stp	x29, x30, [sp, #-304]!
  401b80:	mov	x29, sp
  401b84:	str	x19, [sp, #16]
  401b88:	str	w0, [sp, #44]
  401b8c:	str	x1, [sp, #32]
  401b90:	str	wzr, [sp, #300]
  401b94:	str	wzr, [sp, #276]
  401b98:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401b9c:	add	x1, x0, #0x3e8
  401ba0:	mov	w0, #0x6                   	// #6
  401ba4:	bl	4015f0 <setlocale@plt>
  401ba8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401bac:	add	x1, x0, #0x3f0
  401bb0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401bb4:	add	x0, x0, #0x408
  401bb8:	bl	4013f0 <bindtextdomain@plt>
  401bbc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401bc0:	add	x0, x0, #0x408
  401bc4:	bl	401480 <textdomain@plt>
  401bc8:	bl	40191c <ferror@plt+0x31c>
  401bcc:	str	xzr, [sp, #232]
  401bd0:	mov	x0, #0xffffffffffffffff    	// #-1
  401bd4:	str	x0, [sp, #240]
  401bd8:	str	xzr, [sp, #280]
  401bdc:	b	401da8 <ferror@plt+0x7a8>
  401be0:	ldr	w0, [sp, #272]
  401be4:	cmp	w0, #0x7a
  401be8:	b.eq	401d28 <ferror@plt+0x728>  // b.none
  401bec:	ldr	w0, [sp, #272]
  401bf0:	cmp	w0, #0x7a
  401bf4:	b.gt	401d6c <ferror@plt+0x76c>
  401bf8:	ldr	w0, [sp, #272]
  401bfc:	cmp	w0, #0x76
  401c00:	b.eq	401d1c <ferror@plt+0x71c>  // b.none
  401c04:	ldr	w0, [sp, #272]
  401c08:	cmp	w0, #0x76
  401c0c:	b.gt	401d6c <ferror@plt+0x76c>
  401c10:	ldr	w0, [sp, #272]
  401c14:	cmp	w0, #0x73
  401c18:	b.eq	401d10 <ferror@plt+0x710>  // b.none
  401c1c:	ldr	w0, [sp, #272]
  401c20:	cmp	w0, #0x73
  401c24:	b.gt	401d6c <ferror@plt+0x76c>
  401c28:	ldr	w0, [sp, #272]
  401c2c:	cmp	w0, #0x70
  401c30:	b.eq	401ce4 <ferror@plt+0x6e4>  // b.none
  401c34:	ldr	w0, [sp, #272]
  401c38:	cmp	w0, #0x70
  401c3c:	b.gt	401d6c <ferror@plt+0x76c>
  401c40:	ldr	w0, [sp, #272]
  401c44:	cmp	w0, #0x6f
  401c48:	b.eq	401cb8 <ferror@plt+0x6b8>  // b.none
  401c4c:	ldr	w0, [sp, #272]
  401c50:	cmp	w0, #0x6f
  401c54:	b.gt	401d6c <ferror@plt+0x76c>
  401c58:	ldr	w0, [sp, #272]
  401c5c:	cmp	w0, #0x6c
  401c60:	b.eq	401c8c <ferror@plt+0x68c>  // b.none
  401c64:	ldr	w0, [sp, #272]
  401c68:	cmp	w0, #0x6c
  401c6c:	b.gt	401d6c <ferror@plt+0x76c>
  401c70:	ldr	w0, [sp, #272]
  401c74:	cmp	w0, #0x56
  401c78:	b.eq	401d38 <ferror@plt+0x738>  // b.none
  401c7c:	ldr	w0, [sp, #272]
  401c80:	cmp	w0, #0x68
  401c84:	b.eq	401d34 <ferror@plt+0x734>  // b.none
  401c88:	b	401d6c <ferror@plt+0x76c>
  401c8c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401c90:	add	x0, x0, #0x1d8
  401c94:	ldr	x19, [x0]
  401c98:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401c9c:	add	x0, x0, #0x418
  401ca0:	bl	4015b0 <gettext@plt>
  401ca4:	mov	x1, x0
  401ca8:	mov	x0, x19
  401cac:	bl	403770 <ferror@plt+0x2170>
  401cb0:	str	x0, [sp, #240]
  401cb4:	b	401da8 <ferror@plt+0x7a8>
  401cb8:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401cbc:	add	x0, x0, #0x1d8
  401cc0:	ldr	x19, [x0]
  401cc4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401cc8:	add	x0, x0, #0x430
  401ccc:	bl	4015b0 <gettext@plt>
  401cd0:	mov	x1, x0
  401cd4:	mov	x0, x19
  401cd8:	bl	403770 <ferror@plt+0x2170>
  401cdc:	str	x0, [sp, #232]
  401ce0:	b	401da8 <ferror@plt+0x7a8>
  401ce4:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401ce8:	add	x0, x0, #0x1d8
  401cec:	ldr	x19, [x0]
  401cf0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401cf4:	add	x0, x0, #0x448
  401cf8:	bl	4015b0 <gettext@plt>
  401cfc:	mov	x1, x0
  401d00:	mov	x0, x19
  401d04:	bl	403770 <ferror@plt+0x2170>
  401d08:	str	x0, [sp, #280]
  401d0c:	b	401da8 <ferror@plt+0x7a8>
  401d10:	mov	w0, #0x2                   	// #2
  401d14:	str	w0, [sp, #276]
  401d18:	b	401da8 <ferror@plt+0x7a8>
  401d1c:	mov	w0, #0x1                   	// #1
  401d20:	str	w0, [sp, #300]
  401d24:	b	401da8 <ferror@plt+0x7a8>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	str	w0, [sp, #276]
  401d30:	b	401da8 <ferror@plt+0x7a8>
  401d34:	bl	401a04 <ferror@plt+0x404>
  401d38:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401d3c:	add	x0, x0, #0x460
  401d40:	bl	4015b0 <gettext@plt>
  401d44:	mov	x3, x0
  401d48:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401d4c:	add	x0, x0, #0x1f0
  401d50:	ldr	x1, [x0]
  401d54:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401d58:	add	x2, x0, #0x470
  401d5c:	mov	x0, x3
  401d60:	bl	401580 <printf@plt>
  401d64:	mov	w0, #0x0                   	// #0
  401d68:	bl	401310 <exit@plt>
  401d6c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401d70:	add	x0, x0, #0x1d0
  401d74:	ldr	x19, [x0]
  401d78:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401d7c:	add	x0, x0, #0x488
  401d80:	bl	4015b0 <gettext@plt>
  401d84:	mov	x1, x0
  401d88:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401d8c:	add	x0, x0, #0x1f0
  401d90:	ldr	x0, [x0]
  401d94:	mov	x2, x0
  401d98:	mov	x0, x19
  401d9c:	bl	4015c0 <fprintf@plt>
  401da0:	mov	w0, #0x1                   	// #1
  401da4:	bl	401310 <exit@plt>
  401da8:	mov	x4, #0x0                   	// #0
  401dac:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401db0:	add	x3, x0, #0x6a0
  401db4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401db8:	add	x2, x0, #0x4b0
  401dbc:	ldr	x1, [sp, #32]
  401dc0:	ldr	w0, [sp, #44]
  401dc4:	bl	401490 <getopt_long@plt>
  401dc8:	str	w0, [sp, #272]
  401dcc:	ldr	w0, [sp, #272]
  401dd0:	cmn	w0, #0x1
  401dd4:	b.ne	401be0 <ferror@plt+0x5e0>  // b.any
  401dd8:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401ddc:	add	x0, x0, #0x1e0
  401de0:	ldr	w0, [x0]
  401de4:	ldr	w1, [sp, #44]
  401de8:	cmp	w1, w0
  401dec:	b.ne	401e08 <ferror@plt+0x808>  // b.any
  401df0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401df4:	add	x0, x0, #0x4c0
  401df8:	bl	4015b0 <gettext@plt>
  401dfc:	mov	x1, x0
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	bl	401560 <errx@plt>
  401e08:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401e0c:	add	x0, x0, #0x1e0
  401e10:	ldr	w0, [x0]
  401e14:	add	w2, w0, #0x1
  401e18:	adrp	x1, 417000 <ferror@plt+0x15a00>
  401e1c:	add	x1, x1, #0x1e0
  401e20:	str	w2, [x1]
  401e24:	sxtw	x0, w0
  401e28:	lsl	x0, x0, #3
  401e2c:	ldr	x1, [sp, #32]
  401e30:	add	x0, x1, x0
  401e34:	ldr	x0, [x0]
  401e38:	str	x0, [sp, #264]
  401e3c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401e40:	add	x0, x0, #0x1e0
  401e44:	ldr	w0, [x0]
  401e48:	ldr	w1, [sp, #44]
  401e4c:	cmp	w1, w0
  401e50:	b.eq	401ea0 <ferror@plt+0x8a0>  // b.none
  401e54:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401e58:	add	x0, x0, #0x4d8
  401e5c:	bl	4015b0 <gettext@plt>
  401e60:	bl	401540 <warnx@plt>
  401e64:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401e68:	add	x0, x0, #0x1d0
  401e6c:	ldr	x19, [x0]
  401e70:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401e74:	add	x0, x0, #0x488
  401e78:	bl	4015b0 <gettext@plt>
  401e7c:	mov	x1, x0
  401e80:	adrp	x0, 417000 <ferror@plt+0x15a00>
  401e84:	add	x0, x0, #0x1f0
  401e88:	ldr	x0, [x0]
  401e8c:	mov	x2, x0
  401e90:	mov	x0, x19
  401e94:	bl	4015c0 <fprintf@plt>
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	bl	401310 <exit@plt>
  401ea0:	mov	w1, #0x1                   	// #1
  401ea4:	ldr	x0, [sp, #264]
  401ea8:	bl	4013d0 <open@plt>
  401eac:	str	w0, [sp, #260]
  401eb0:	ldr	w0, [sp, #260]
  401eb4:	cmp	w0, #0x0
  401eb8:	b.ge	401ed8 <ferror@plt+0x8d8>  // b.tcont
  401ebc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401ec0:	add	x0, x0, #0x4f8
  401ec4:	bl	4015b0 <gettext@plt>
  401ec8:	ldr	x2, [sp, #264]
  401ecc:	mov	x1, x0
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	bl	4015d0 <err@plt>
  401ed8:	add	x0, sp, #0x58
  401edc:	mov	x1, x0
  401ee0:	ldr	w0, [sp, #260]
  401ee4:	bl	4050e0 <ferror@plt+0x3ae0>
  401ee8:	cmn	w0, #0x1
  401eec:	b.ne	401f0c <ferror@plt+0x90c>  // b.any
  401ef0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401ef4:	add	x0, x0, #0x508
  401ef8:	bl	4015b0 <gettext@plt>
  401efc:	ldr	x2, [sp, #264]
  401f00:	mov	x1, x0
  401f04:	mov	w0, #0x1                   	// #1
  401f08:	bl	4015d0 <err@plt>
  401f0c:	ldr	w0, [sp, #104]
  401f10:	and	w0, w0, #0xf000
  401f14:	cmp	w0, #0x6, lsl #12
  401f18:	b.eq	401f38 <ferror@plt+0x938>  // b.none
  401f1c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401f20:	add	x0, x0, #0x520
  401f24:	bl	4015b0 <gettext@plt>
  401f28:	ldr	x2, [sp, #264]
  401f2c:	mov	x1, x0
  401f30:	mov	w0, #0x1                   	// #1
  401f34:	bl	401560 <errx@plt>
  401f38:	add	x0, sp, #0xf8
  401f3c:	mov	x2, x0
  401f40:	mov	x1, #0x1272                	// #4722
  401f44:	movk	x1, #0x8008, lsl #16
  401f48:	ldr	w0, [sp, #260]
  401f4c:	bl	4015e0 <ioctl@plt>
  401f50:	cmp	w0, #0x0
  401f54:	b.eq	401f74 <ferror@plt+0x974>  // b.none
  401f58:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401f5c:	add	x0, x0, #0x538
  401f60:	bl	4015b0 <gettext@plt>
  401f64:	ldr	x2, [sp, #264]
  401f68:	mov	x1, x0
  401f6c:	mov	w0, #0x1                   	// #1
  401f70:	bl	4015d0 <err@plt>
  401f74:	add	x0, sp, #0x100
  401f78:	mov	x2, x0
  401f7c:	mov	x1, #0x1268                	// #4712
  401f80:	ldr	w0, [sp, #260]
  401f84:	bl	4015e0 <ioctl@plt>
  401f88:	cmp	w0, #0x0
  401f8c:	b.eq	401fac <ferror@plt+0x9ac>  // b.none
  401f90:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401f94:	add	x0, x0, #0x558
  401f98:	bl	4015b0 <gettext@plt>
  401f9c:	ldr	x2, [sp, #264]
  401fa0:	mov	x1, x0
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	bl	4015d0 <err@plt>
  401fac:	ldr	x0, [sp, #232]
  401fb0:	ldr	w1, [sp, #256]
  401fb4:	sxtw	x1, w1
  401fb8:	udiv	x2, x0, x1
  401fbc:	mul	x1, x2, x1
  401fc0:	sub	x0, x0, x1
  401fc4:	cmp	x0, #0x0
  401fc8:	b.eq	401ffc <ferror@plt+0x9fc>  // b.none
  401fcc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  401fd0:	add	x0, x0, #0x578
  401fd4:	bl	4015b0 <gettext@plt>
  401fd8:	mov	x5, x0
  401fdc:	ldr	x0, [sp, #232]
  401fe0:	ldr	w1, [sp, #256]
  401fe4:	mov	w4, w1
  401fe8:	mov	x3, x0
  401fec:	ldr	x2, [sp, #264]
  401ff0:	mov	x1, x5
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	401560 <errx@plt>
  401ffc:	ldr	x1, [sp, #232]
  402000:	ldr	x0, [sp, #248]
  402004:	cmp	x1, x0
  402008:	b.ls	402028 <ferror@plt+0xa28>  // b.plast
  40200c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  402010:	add	x0, x0, #0x5a8
  402014:	bl	4015b0 <gettext@plt>
  402018:	ldr	x2, [sp, #264]
  40201c:	mov	x1, x0
  402020:	mov	w0, #0x1                   	// #1
  402024:	bl	401560 <errx@plt>
  402028:	ldr	x1, [sp, #232]
  40202c:	ldr	x0, [sp, #240]
  402030:	add	x0, x1, x0
  402034:	str	x0, [sp, #288]
  402038:	ldr	x0, [sp, #232]
  40203c:	ldr	x1, [sp, #288]
  402040:	cmp	x1, x0
  402044:	b.cc	402058 <ferror@plt+0xa58>  // b.lo, b.ul, b.last
  402048:	ldr	x0, [sp, #248]
  40204c:	ldr	x1, [sp, #288]
  402050:	cmp	x1, x0
  402054:	b.ls	402060 <ferror@plt+0xa60>  // b.plast
  402058:	ldr	x0, [sp, #248]
  40205c:	str	x0, [sp, #288]
  402060:	ldr	x0, [sp, #280]
  402064:	cmp	x0, #0x0
  402068:	b.ne	40207c <ferror@plt+0xa7c>  // b.any
  40206c:	ldr	x0, [sp, #232]
  402070:	ldr	x1, [sp, #288]
  402074:	sub	x0, x1, x0
  402078:	b	402080 <ferror@plt+0xa80>
  40207c:	ldr	x0, [sp, #280]
  402080:	str	x0, [sp, #240]
  402084:	ldr	x0, [sp, #240]
  402088:	ldr	w1, [sp, #256]
  40208c:	sxtw	x1, w1
  402090:	udiv	x2, x0, x1
  402094:	mul	x1, x2, x1
  402098:	sub	x0, x0, x1
  40209c:	cmp	x0, #0x0
  4020a0:	b.eq	4020d4 <ferror@plt+0xad4>  // b.none
  4020a4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4020a8:	add	x0, x0, #0x5d0
  4020ac:	bl	4015b0 <gettext@plt>
  4020b0:	mov	x5, x0
  4020b4:	ldr	x0, [sp, #240]
  4020b8:	ldr	w1, [sp, #256]
  4020bc:	mov	w4, w1
  4020c0:	mov	x3, x0
  4020c4:	ldr	x2, [sp, #264]
  4020c8:	mov	x1, x5
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	bl	401560 <errx@plt>
  4020d4:	ldr	x0, [sp, #232]
  4020d8:	str	x0, [sp, #216]
  4020dc:	str	xzr, [sp, #224]
  4020e0:	add	x0, sp, #0x38
  4020e4:	bl	402428 <ferror@plt+0xe28>
  4020e8:	b	4022a4 <ferror@plt+0xca4>
  4020ec:	ldr	x1, [sp, #232]
  4020f0:	ldr	x0, [sp, #240]
  4020f4:	add	x0, x1, x0
  4020f8:	ldr	x1, [sp, #288]
  4020fc:	cmp	x1, x0
  402100:	b.cs	402114 <ferror@plt+0xb14>  // b.hs, b.nlast
  402104:	ldr	x0, [sp, #232]
  402108:	ldr	x1, [sp, #288]
  40210c:	sub	x0, x1, x0
  402110:	str	x0, [sp, #240]
  402114:	ldr	w0, [sp, #276]
  402118:	cmp	w0, #0x2
  40211c:	b.eq	40217c <ferror@plt+0xb7c>  // b.none
  402120:	ldr	w0, [sp, #276]
  402124:	cmp	w0, #0x2
  402128:	b.gt	402200 <ferror@plt+0xc00>
  40212c:	ldr	w0, [sp, #276]
  402130:	cmp	w0, #0x0
  402134:	b.eq	4021b4 <ferror@plt+0xbb4>  // b.none
  402138:	ldr	w0, [sp, #276]
  40213c:	cmp	w0, #0x1
  402140:	b.ne	402200 <ferror@plt+0xc00>  // b.any
  402144:	add	x0, sp, #0xe8
  402148:	mov	x2, x0
  40214c:	mov	x1, #0x127f                	// #4735
  402150:	ldr	w0, [sp, #260]
  402154:	bl	4015e0 <ioctl@plt>
  402158:	cmp	w0, #0x0
  40215c:	b.eq	4021ec <ferror@plt+0xbec>  // b.none
  402160:	adrp	x0, 405000 <ferror@plt+0x3a00>
  402164:	add	x0, x0, #0x600
  402168:	bl	4015b0 <gettext@plt>
  40216c:	ldr	x2, [sp, #264]
  402170:	mov	x1, x0
  402174:	mov	w0, #0x1                   	// #1
  402178:	bl	4015d0 <err@plt>
  40217c:	add	x0, sp, #0xe8
  402180:	mov	x2, x0
  402184:	mov	x1, #0x127d                	// #4733
  402188:	ldr	w0, [sp, #260]
  40218c:	bl	4015e0 <ioctl@plt>
  402190:	cmp	w0, #0x0
  402194:	b.eq	4021f4 <ferror@plt+0xbf4>  // b.none
  402198:	adrp	x0, 405000 <ferror@plt+0x3a00>
  40219c:	add	x0, x0, #0x620
  4021a0:	bl	4015b0 <gettext@plt>
  4021a4:	ldr	x2, [sp, #264]
  4021a8:	mov	x1, x0
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	bl	4015d0 <err@plt>
  4021b4:	add	x0, sp, #0xe8
  4021b8:	mov	x2, x0
  4021bc:	mov	x1, #0x1277                	// #4727
  4021c0:	ldr	w0, [sp, #260]
  4021c4:	bl	4015e0 <ioctl@plt>
  4021c8:	cmp	w0, #0x0
  4021cc:	b.eq	4021fc <ferror@plt+0xbfc>  // b.none
  4021d0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4021d4:	add	x0, x0, #0x640
  4021d8:	bl	4015b0 <gettext@plt>
  4021dc:	ldr	x2, [sp, #264]
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	bl	4015d0 <err@plt>
  4021ec:	nop
  4021f0:	b	402200 <ferror@plt+0xc00>
  4021f4:	nop
  4021f8:	b	402200 <ferror@plt+0xc00>
  4021fc:	nop
  402200:	ldr	x1, [sp, #224]
  402204:	ldr	x0, [sp, #240]
  402208:	add	x0, x1, x0
  40220c:	str	x0, [sp, #224]
  402210:	ldr	w0, [sp, #300]
  402214:	cmp	w0, #0x0
  402218:	b.eq	402294 <ferror@plt+0xc94>  // b.none
  40221c:	ldr	x0, [sp, #280]
  402220:	cmp	x0, #0x0
  402224:	b.eq	402294 <ferror@plt+0xc94>  // b.none
  402228:	add	x0, sp, #0x48
  40222c:	bl	402428 <ferror@plt+0xe28>
  402230:	ldr	x1, [sp, #72]
  402234:	ldr	x0, [sp, #56]
  402238:	cmp	x1, x0
  40223c:	b.le	402294 <ferror@plt+0xc94>
  402240:	ldr	x1, [sp, #80]
  402244:	ldr	x0, [sp, #64]
  402248:	cmp	x1, x0
  40224c:	b.ge	402264 <ferror@plt+0xc64>  // b.tcont
  402250:	ldr	x1, [sp, #72]
  402254:	ldr	x0, [sp, #56]
  402258:	add	x0, x0, #0x1
  40225c:	cmp	x1, x0
  402260:	b.le	402294 <ferror@plt+0xc94>
  402264:	add	x0, sp, #0xd8
  402268:	mov	x2, x0
  40226c:	ldr	x1, [sp, #264]
  402270:	ldr	w0, [sp, #276]
  402274:	bl	40193c <ferror@plt+0x33c>
  402278:	ldr	x1, [sp, #216]
  40227c:	ldr	x0, [sp, #224]
  402280:	add	x0, x1, x0
  402284:	str	x0, [sp, #216]
  402288:	str	xzr, [sp, #224]
  40228c:	ldp	x0, x1, [sp, #72]
  402290:	stp	x0, x1, [sp, #56]
  402294:	ldr	x1, [sp, #232]
  402298:	ldr	x0, [sp, #240]
  40229c:	add	x0, x1, x0
  4022a0:	str	x0, [sp, #232]
  4022a4:	ldr	x0, [sp, #232]
  4022a8:	ldr	x1, [sp, #288]
  4022ac:	cmp	x1, x0
  4022b0:	b.hi	4020ec <ferror@plt+0xaec>  // b.pmore
  4022b4:	ldr	w0, [sp, #300]
  4022b8:	cmp	w0, #0x0
  4022bc:	b.eq	4022e0 <ferror@plt+0xce0>  // b.none
  4022c0:	ldr	x0, [sp, #224]
  4022c4:	cmp	x0, #0x0
  4022c8:	b.eq	4022e0 <ferror@plt+0xce0>  // b.none
  4022cc:	add	x0, sp, #0xd8
  4022d0:	mov	x2, x0
  4022d4:	ldr	x1, [sp, #264]
  4022d8:	ldr	w0, [sp, #276]
  4022dc:	bl	40193c <ferror@plt+0x33c>
  4022e0:	ldr	w0, [sp, #260]
  4022e4:	bl	401440 <close@plt>
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	ldr	x19, [sp, #16]
  4022f0:	ldp	x29, x30, [sp], #304
  4022f4:	ret
  4022f8:	stp	x29, x30, [sp, #-192]!
  4022fc:	mov	x29, sp
  402300:	str	x0, [sp, #24]
  402304:	add	x0, sp, #0x90
  402308:	mov	x1, #0x0                   	// #0
  40230c:	bl	401420 <gettimeofday@plt>
  402310:	cmp	w0, #0x0
  402314:	b.eq	402328 <ferror@plt+0xd28>  // b.none
  402318:	bl	4015a0 <__errno_location@plt>
  40231c:	ldr	w0, [x0]
  402320:	neg	w0, w0
  402324:	b	402420 <ferror@plt+0xe20>
  402328:	add	x0, sp, #0xb0
  40232c:	mov	x1, x0
  402330:	mov	w0, #0x7                   	// #7
  402334:	bl	401380 <clock_gettime@plt>
  402338:	cmp	w0, #0x0
  40233c:	b.ne	4023e0 <ferror@plt+0xde0>  // b.any
  402340:	ldr	x0, [sp, #176]
  402344:	str	x0, [sp, #160]
  402348:	ldr	x0, [sp, #184]
  40234c:	mov	x1, #0xf7cf                	// #63439
  402350:	movk	x1, #0xe353, lsl #16
  402354:	movk	x1, #0x9ba5, lsl #32
  402358:	movk	x1, #0x20c4, lsl #48
  40235c:	smulh	x1, x0, x1
  402360:	asr	x1, x1, #7
  402364:	asr	x0, x0, #63
  402368:	sub	x0, x1, x0
  40236c:	str	x0, [sp, #168]
  402370:	ldr	x1, [sp, #144]
  402374:	ldr	x0, [sp, #160]
  402378:	sub	x1, x1, x0
  40237c:	ldr	x0, [sp, #24]
  402380:	str	x1, [x0]
  402384:	ldr	x1, [sp, #152]
  402388:	ldr	x0, [sp, #168]
  40238c:	sub	x1, x1, x0
  402390:	ldr	x0, [sp, #24]
  402394:	str	x1, [x0, #8]
  402398:	ldr	x0, [sp, #24]
  40239c:	ldr	x0, [x0, #8]
  4023a0:	cmp	x0, #0x0
  4023a4:	b.ge	4023d8 <ferror@plt+0xdd8>  // b.tcont
  4023a8:	ldr	x0, [sp, #24]
  4023ac:	ldr	x0, [x0]
  4023b0:	sub	x1, x0, #0x1
  4023b4:	ldr	x0, [sp, #24]
  4023b8:	str	x1, [x0]
  4023bc:	ldr	x0, [sp, #24]
  4023c0:	ldr	x1, [x0, #8]
  4023c4:	mov	x0, #0x4240                	// #16960
  4023c8:	movk	x0, #0xf, lsl #16
  4023cc:	add	x1, x1, x0
  4023d0:	ldr	x0, [sp, #24]
  4023d4:	str	x1, [x0, #8]
  4023d8:	mov	w0, #0x0                   	// #0
  4023dc:	b	402420 <ferror@plt+0xe20>
  4023e0:	add	x0, sp, #0x20
  4023e4:	bl	401350 <sysinfo@plt>
  4023e8:	cmp	w0, #0x0
  4023ec:	b.eq	402400 <ferror@plt+0xe00>  // b.none
  4023f0:	bl	4015a0 <__errno_location@plt>
  4023f4:	ldr	w0, [x0]
  4023f8:	neg	w0, w0
  4023fc:	b	402420 <ferror@plt+0xe20>
  402400:	ldr	x1, [sp, #144]
  402404:	ldr	x0, [sp, #32]
  402408:	sub	x1, x1, x0
  40240c:	ldr	x0, [sp, #24]
  402410:	str	x1, [x0]
  402414:	ldr	x0, [sp, #24]
  402418:	str	xzr, [x0, #8]
  40241c:	mov	w0, #0x0                   	// #0
  402420:	ldp	x29, x30, [sp], #192
  402424:	ret
  402428:	stp	x29, x30, [sp, #-64]!
  40242c:	mov	x29, sp
  402430:	str	x0, [sp, #24]
  402434:	add	x0, sp, #0x28
  402438:	mov	x1, x0
  40243c:	mov	w0, #0x4                   	// #4
  402440:	bl	401380 <clock_gettime@plt>
  402444:	str	w0, [sp, #60]
  402448:	ldr	w0, [sp, #60]
  40244c:	cmp	w0, #0x0
  402450:	b.ne	40248c <ferror@plt+0xe8c>  // b.any
  402454:	ldr	x1, [sp, #40]
  402458:	ldr	x0, [sp, #24]
  40245c:	str	x1, [x0]
  402460:	ldr	x0, [sp, #48]
  402464:	mov	x1, #0xf7cf                	// #63439
  402468:	movk	x1, #0xe353, lsl #16
  40246c:	movk	x1, #0x9ba5, lsl #32
  402470:	movk	x1, #0x20c4, lsl #48
  402474:	smulh	x1, x0, x1
  402478:	asr	x1, x1, #7
  40247c:	asr	x0, x0, #63
  402480:	sub	x1, x1, x0
  402484:	ldr	x0, [sp, #24]
  402488:	str	x1, [x0, #8]
  40248c:	ldr	w0, [sp, #60]
  402490:	ldp	x29, x30, [sp], #64
  402494:	ret
  402498:	sub	sp, sp, #0x10
  40249c:	str	w0, [sp, #12]
  4024a0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4024a4:	add	x0, x0, #0x1b8
  4024a8:	ldr	w1, [sp, #12]
  4024ac:	str	w1, [x0]
  4024b0:	nop
  4024b4:	add	sp, sp, #0x10
  4024b8:	ret
  4024bc:	sub	sp, sp, #0x10
  4024c0:	str	x0, [sp, #8]
  4024c4:	str	w1, [sp, #4]
  4024c8:	str	w2, [sp]
  4024cc:	b	40251c <ferror@plt+0xf1c>
  4024d0:	ldr	x0, [sp, #8]
  4024d4:	ldr	x1, [x0]
  4024d8:	ldrsw	x0, [sp, #4]
  4024dc:	mov	x2, #0x0                   	// #0
  4024e0:	umulh	x0, x1, x0
  4024e4:	cmp	x0, #0x0
  4024e8:	b.eq	4024f0 <ferror@plt+0xef0>  // b.none
  4024ec:	mov	x2, #0x1                   	// #1
  4024f0:	mov	x0, x2
  4024f4:	cmp	x0, #0x0
  4024f8:	b.eq	402504 <ferror@plt+0xf04>  // b.none
  4024fc:	mov	w0, #0xffffffde            	// #-34
  402500:	b	402534 <ferror@plt+0xf34>
  402504:	ldr	x0, [sp, #8]
  402508:	ldr	x1, [x0]
  40250c:	ldrsw	x0, [sp, #4]
  402510:	mul	x1, x1, x0
  402514:	ldr	x0, [sp, #8]
  402518:	str	x1, [x0]
  40251c:	ldr	w0, [sp]
  402520:	sub	w1, w0, #0x1
  402524:	str	w1, [sp]
  402528:	cmp	w0, #0x0
  40252c:	b.ne	4024d0 <ferror@plt+0xed0>  // b.any
  402530:	mov	w0, #0x0                   	// #0
  402534:	add	sp, sp, #0x10
  402538:	ret
  40253c:	stp	x29, x30, [sp, #-192]!
  402540:	mov	x29, sp
  402544:	str	x0, [sp, #40]
  402548:	str	x1, [sp, #32]
  40254c:	str	x2, [sp, #24]
  402550:	str	xzr, [sp, #176]
  402554:	mov	w0, #0x400                 	// #1024
  402558:	str	w0, [sp, #172]
  40255c:	str	wzr, [sp, #168]
  402560:	str	wzr, [sp, #164]
  402564:	str	wzr, [sp, #160]
  402568:	ldr	x0, [sp, #32]
  40256c:	str	xzr, [x0]
  402570:	ldr	x0, [sp, #40]
  402574:	cmp	x0, #0x0
  402578:	b.eq	40258c <ferror@plt+0xf8c>  // b.none
  40257c:	ldr	x0, [sp, #40]
  402580:	ldrsb	w0, [x0]
  402584:	cmp	w0, #0x0
  402588:	b.ne	402598 <ferror@plt+0xf98>  // b.any
  40258c:	mov	w0, #0xffffffea            	// #-22
  402590:	str	w0, [sp, #168]
  402594:	b	402b80 <ferror@plt+0x1580>
  402598:	ldr	x0, [sp, #40]
  40259c:	str	x0, [sp, #184]
  4025a0:	b	4025b0 <ferror@plt+0xfb0>
  4025a4:	ldr	x0, [sp, #184]
  4025a8:	add	x0, x0, #0x1
  4025ac:	str	x0, [sp, #184]
  4025b0:	bl	4014c0 <__ctype_b_loc@plt>
  4025b4:	ldr	x1, [x0]
  4025b8:	ldr	x0, [sp, #184]
  4025bc:	ldrsb	w0, [x0]
  4025c0:	and	w0, w0, #0xff
  4025c4:	and	x0, x0, #0xff
  4025c8:	lsl	x0, x0, #1
  4025cc:	add	x0, x1, x0
  4025d0:	ldrh	w0, [x0]
  4025d4:	and	w0, w0, #0x2000
  4025d8:	cmp	w0, #0x0
  4025dc:	b.ne	4025a4 <ferror@plt+0xfa4>  // b.any
  4025e0:	ldr	x0, [sp, #184]
  4025e4:	ldrsb	w0, [x0]
  4025e8:	cmp	w0, #0x2d
  4025ec:	b.ne	4025fc <ferror@plt+0xffc>  // b.any
  4025f0:	mov	w0, #0xffffffea            	// #-22
  4025f4:	str	w0, [sp, #168]
  4025f8:	b	402b80 <ferror@plt+0x1580>
  4025fc:	bl	4015a0 <__errno_location@plt>
  402600:	str	wzr, [x0]
  402604:	str	xzr, [sp, #72]
  402608:	add	x0, sp, #0x48
  40260c:	mov	w2, #0x0                   	// #0
  402610:	mov	x1, x0
  402614:	ldr	x0, [sp, #40]
  402618:	bl	401460 <strtoumax@plt>
  40261c:	str	x0, [sp, #64]
  402620:	ldr	x0, [sp, #72]
  402624:	ldr	x1, [sp, #40]
  402628:	cmp	x1, x0
  40262c:	b.eq	402658 <ferror@plt+0x1058>  // b.none
  402630:	bl	4015a0 <__errno_location@plt>
  402634:	ldr	w0, [x0]
  402638:	cmp	w0, #0x0
  40263c:	b.eq	402684 <ferror@plt+0x1084>  // b.none
  402640:	ldr	x0, [sp, #64]
  402644:	cmn	x0, #0x1
  402648:	b.eq	402658 <ferror@plt+0x1058>  // b.none
  40264c:	ldr	x0, [sp, #64]
  402650:	cmp	x0, #0x0
  402654:	b.ne	402684 <ferror@plt+0x1084>  // b.any
  402658:	bl	4015a0 <__errno_location@plt>
  40265c:	ldr	w0, [x0]
  402660:	cmp	w0, #0x0
  402664:	b.eq	402678 <ferror@plt+0x1078>  // b.none
  402668:	bl	4015a0 <__errno_location@plt>
  40266c:	ldr	w0, [x0]
  402670:	neg	w0, w0
  402674:	b	40267c <ferror@plt+0x107c>
  402678:	mov	w0, #0xffffffea            	// #-22
  40267c:	str	w0, [sp, #168]
  402680:	b	402b80 <ferror@plt+0x1580>
  402684:	ldr	x0, [sp, #72]
  402688:	cmp	x0, #0x0
  40268c:	b.eq	402b68 <ferror@plt+0x1568>  // b.none
  402690:	ldr	x0, [sp, #72]
  402694:	ldrsb	w0, [x0]
  402698:	cmp	w0, #0x0
  40269c:	b.eq	402b68 <ferror@plt+0x1568>  // b.none
  4026a0:	ldr	x0, [sp, #72]
  4026a4:	str	x0, [sp, #184]
  4026a8:	ldr	x0, [sp, #184]
  4026ac:	add	x0, x0, #0x1
  4026b0:	ldrsb	w0, [x0]
  4026b4:	cmp	w0, #0x69
  4026b8:	b.ne	402704 <ferror@plt+0x1104>  // b.any
  4026bc:	ldr	x0, [sp, #184]
  4026c0:	add	x0, x0, #0x2
  4026c4:	ldrsb	w0, [x0]
  4026c8:	cmp	w0, #0x42
  4026cc:	b.eq	4026e4 <ferror@plt+0x10e4>  // b.none
  4026d0:	ldr	x0, [sp, #184]
  4026d4:	add	x0, x0, #0x2
  4026d8:	ldrsb	w0, [x0]
  4026dc:	cmp	w0, #0x62
  4026e0:	b.ne	402704 <ferror@plt+0x1104>  // b.any
  4026e4:	ldr	x0, [sp, #184]
  4026e8:	add	x0, x0, #0x3
  4026ec:	ldrsb	w0, [x0]
  4026f0:	cmp	w0, #0x0
  4026f4:	b.ne	402704 <ferror@plt+0x1104>  // b.any
  4026f8:	mov	w0, #0x400                 	// #1024
  4026fc:	str	w0, [sp, #172]
  402700:	b	40293c <ferror@plt+0x133c>
  402704:	ldr	x0, [sp, #184]
  402708:	add	x0, x0, #0x1
  40270c:	ldrsb	w0, [x0]
  402710:	cmp	w0, #0x42
  402714:	b.eq	40272c <ferror@plt+0x112c>  // b.none
  402718:	ldr	x0, [sp, #184]
  40271c:	add	x0, x0, #0x1
  402720:	ldrsb	w0, [x0]
  402724:	cmp	w0, #0x62
  402728:	b.ne	40274c <ferror@plt+0x114c>  // b.any
  40272c:	ldr	x0, [sp, #184]
  402730:	add	x0, x0, #0x2
  402734:	ldrsb	w0, [x0]
  402738:	cmp	w0, #0x0
  40273c:	b.ne	40274c <ferror@plt+0x114c>  // b.any
  402740:	mov	w0, #0x3e8                 	// #1000
  402744:	str	w0, [sp, #172]
  402748:	b	40293c <ferror@plt+0x133c>
  40274c:	ldr	x0, [sp, #184]
  402750:	add	x0, x0, #0x1
  402754:	ldrsb	w0, [x0]
  402758:	cmp	w0, #0x0
  40275c:	b.eq	40293c <ferror@plt+0x133c>  // b.none
  402760:	bl	4013a0 <localeconv@plt>
  402764:	str	x0, [sp, #128]
  402768:	ldr	x0, [sp, #128]
  40276c:	cmp	x0, #0x0
  402770:	b.eq	402780 <ferror@plt+0x1180>  // b.none
  402774:	ldr	x0, [sp, #128]
  402778:	ldr	x0, [x0]
  40277c:	b	402784 <ferror@plt+0x1184>
  402780:	mov	x0, #0x0                   	// #0
  402784:	str	x0, [sp, #120]
  402788:	ldr	x0, [sp, #120]
  40278c:	cmp	x0, #0x0
  402790:	b.eq	4027a0 <ferror@plt+0x11a0>  // b.none
  402794:	ldr	x0, [sp, #120]
  402798:	bl	4012f0 <strlen@plt>
  40279c:	b	4027a4 <ferror@plt+0x11a4>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	str	x0, [sp, #112]
  4027a8:	ldr	x0, [sp, #176]
  4027ac:	cmp	x0, #0x0
  4027b0:	b.ne	402930 <ferror@plt+0x1330>  // b.any
  4027b4:	ldr	x0, [sp, #184]
  4027b8:	ldrsb	w0, [x0]
  4027bc:	cmp	w0, #0x0
  4027c0:	b.eq	402930 <ferror@plt+0x1330>  // b.none
  4027c4:	ldr	x0, [sp, #120]
  4027c8:	cmp	x0, #0x0
  4027cc:	b.eq	402930 <ferror@plt+0x1330>  // b.none
  4027d0:	ldr	x2, [sp, #112]
  4027d4:	ldr	x1, [sp, #184]
  4027d8:	ldr	x0, [sp, #120]
  4027dc:	bl	4013e0 <strncmp@plt>
  4027e0:	cmp	w0, #0x0
  4027e4:	b.ne	402930 <ferror@plt+0x1330>  // b.any
  4027e8:	ldr	x1, [sp, #184]
  4027ec:	ldr	x0, [sp, #112]
  4027f0:	add	x0, x1, x0
  4027f4:	str	x0, [sp, #104]
  4027f8:	ldr	x0, [sp, #104]
  4027fc:	str	x0, [sp, #184]
  402800:	b	40281c <ferror@plt+0x121c>
  402804:	ldr	w0, [sp, #160]
  402808:	add	w0, w0, #0x1
  40280c:	str	w0, [sp, #160]
  402810:	ldr	x0, [sp, #184]
  402814:	add	x0, x0, #0x1
  402818:	str	x0, [sp, #184]
  40281c:	ldr	x0, [sp, #184]
  402820:	ldrsb	w0, [x0]
  402824:	cmp	w0, #0x30
  402828:	b.eq	402804 <ferror@plt+0x1204>  // b.none
  40282c:	ldr	x0, [sp, #184]
  402830:	str	x0, [sp, #104]
  402834:	bl	4014c0 <__ctype_b_loc@plt>
  402838:	ldr	x1, [x0]
  40283c:	ldr	x0, [sp, #104]
  402840:	ldrsb	w0, [x0]
  402844:	sxtb	x0, w0
  402848:	lsl	x0, x0, #1
  40284c:	add	x0, x1, x0
  402850:	ldrh	w0, [x0]
  402854:	and	w0, w0, #0x800
  402858:	cmp	w0, #0x0
  40285c:	b.eq	4028e8 <ferror@plt+0x12e8>  // b.none
  402860:	bl	4015a0 <__errno_location@plt>
  402864:	str	wzr, [x0]
  402868:	str	xzr, [sp, #72]
  40286c:	add	x0, sp, #0x48
  402870:	mov	w2, #0x0                   	// #0
  402874:	mov	x1, x0
  402878:	ldr	x0, [sp, #104]
  40287c:	bl	401460 <strtoumax@plt>
  402880:	str	x0, [sp, #176]
  402884:	ldr	x0, [sp, #72]
  402888:	ldr	x1, [sp, #104]
  40288c:	cmp	x1, x0
  402890:	b.eq	4028bc <ferror@plt+0x12bc>  // b.none
  402894:	bl	4015a0 <__errno_location@plt>
  402898:	ldr	w0, [x0]
  40289c:	cmp	w0, #0x0
  4028a0:	b.eq	4028f0 <ferror@plt+0x12f0>  // b.none
  4028a4:	ldr	x0, [sp, #176]
  4028a8:	cmn	x0, #0x1
  4028ac:	b.eq	4028bc <ferror@plt+0x12bc>  // b.none
  4028b0:	ldr	x0, [sp, #176]
  4028b4:	cmp	x0, #0x0
  4028b8:	b.ne	4028f0 <ferror@plt+0x12f0>  // b.any
  4028bc:	bl	4015a0 <__errno_location@plt>
  4028c0:	ldr	w0, [x0]
  4028c4:	cmp	w0, #0x0
  4028c8:	b.eq	4028dc <ferror@plt+0x12dc>  // b.none
  4028cc:	bl	4015a0 <__errno_location@plt>
  4028d0:	ldr	w0, [x0]
  4028d4:	neg	w0, w0
  4028d8:	b	4028e0 <ferror@plt+0x12e0>
  4028dc:	mov	w0, #0xffffffea            	// #-22
  4028e0:	str	w0, [sp, #168]
  4028e4:	b	402b80 <ferror@plt+0x1580>
  4028e8:	ldr	x0, [sp, #184]
  4028ec:	str	x0, [sp, #72]
  4028f0:	ldr	x0, [sp, #176]
  4028f4:	cmp	x0, #0x0
  4028f8:	b.eq	402924 <ferror@plt+0x1324>  // b.none
  4028fc:	ldr	x0, [sp, #72]
  402900:	cmp	x0, #0x0
  402904:	b.eq	402918 <ferror@plt+0x1318>  // b.none
  402908:	ldr	x0, [sp, #72]
  40290c:	ldrsb	w0, [x0]
  402910:	cmp	w0, #0x0
  402914:	b.ne	402924 <ferror@plt+0x1324>  // b.any
  402918:	mov	w0, #0xffffffea            	// #-22
  40291c:	str	w0, [sp, #168]
  402920:	b	402b80 <ferror@plt+0x1580>
  402924:	ldr	x0, [sp, #72]
  402928:	str	x0, [sp, #184]
  40292c:	b	4026a8 <ferror@plt+0x10a8>
  402930:	mov	w0, #0xffffffea            	// #-22
  402934:	str	w0, [sp, #168]
  402938:	b	402b80 <ferror@plt+0x1580>
  40293c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  402940:	add	x0, x0, #0x1c0
  402944:	ldr	x2, [x0]
  402948:	ldr	x0, [sp, #184]
  40294c:	ldrsb	w0, [x0]
  402950:	mov	w1, w0
  402954:	mov	x0, x2
  402958:	bl	401520 <strchr@plt>
  40295c:	str	x0, [sp, #96]
  402960:	ldr	x0, [sp, #96]
  402964:	cmp	x0, #0x0
  402968:	b.eq	40298c <ferror@plt+0x138c>  // b.none
  40296c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  402970:	add	x0, x0, #0x1c0
  402974:	ldr	x0, [x0]
  402978:	ldr	x1, [sp, #96]
  40297c:	sub	x0, x1, x0
  402980:	add	w0, w0, #0x1
  402984:	str	w0, [sp, #164]
  402988:	b	4029e8 <ferror@plt+0x13e8>
  40298c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  402990:	add	x0, x0, #0x1c8
  402994:	ldr	x2, [x0]
  402998:	ldr	x0, [sp, #184]
  40299c:	ldrsb	w0, [x0]
  4029a0:	mov	w1, w0
  4029a4:	mov	x0, x2
  4029a8:	bl	401520 <strchr@plt>
  4029ac:	str	x0, [sp, #96]
  4029b0:	ldr	x0, [sp, #96]
  4029b4:	cmp	x0, #0x0
  4029b8:	b.eq	4029dc <ferror@plt+0x13dc>  // b.none
  4029bc:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4029c0:	add	x0, x0, #0x1c8
  4029c4:	ldr	x0, [x0]
  4029c8:	ldr	x1, [sp, #96]
  4029cc:	sub	x0, x1, x0
  4029d0:	add	w0, w0, #0x1
  4029d4:	str	w0, [sp, #164]
  4029d8:	b	4029e8 <ferror@plt+0x13e8>
  4029dc:	mov	w0, #0xffffffea            	// #-22
  4029e0:	str	w0, [sp, #168]
  4029e4:	b	402b80 <ferror@plt+0x1580>
  4029e8:	add	x0, sp, #0x40
  4029ec:	ldr	w2, [sp, #164]
  4029f0:	ldr	w1, [sp, #172]
  4029f4:	bl	4024bc <ferror@plt+0xebc>
  4029f8:	str	w0, [sp, #168]
  4029fc:	ldr	x0, [sp, #24]
  402a00:	cmp	x0, #0x0
  402a04:	b.eq	402a14 <ferror@plt+0x1414>  // b.none
  402a08:	ldr	x0, [sp, #24]
  402a0c:	ldr	w1, [sp, #164]
  402a10:	str	w1, [x0]
  402a14:	ldr	x0, [sp, #176]
  402a18:	cmp	x0, #0x0
  402a1c:	b.eq	402b70 <ferror@plt+0x1570>  // b.none
  402a20:	ldr	w0, [sp, #164]
  402a24:	cmp	w0, #0x0
  402a28:	b.eq	402b70 <ferror@plt+0x1570>  // b.none
  402a2c:	mov	x0, #0xa                   	// #10
  402a30:	str	x0, [sp, #144]
  402a34:	mov	x0, #0x1                   	// #1
  402a38:	str	x0, [sp, #136]
  402a3c:	mov	x0, #0x1                   	// #1
  402a40:	str	x0, [sp, #56]
  402a44:	add	x0, sp, #0x38
  402a48:	ldr	w2, [sp, #164]
  402a4c:	ldr	w1, [sp, #172]
  402a50:	bl	4024bc <ferror@plt+0xebc>
  402a54:	b	402a70 <ferror@plt+0x1470>
  402a58:	ldr	x1, [sp, #144]
  402a5c:	mov	x0, x1
  402a60:	lsl	x0, x0, #2
  402a64:	add	x0, x0, x1
  402a68:	lsl	x0, x0, #1
  402a6c:	str	x0, [sp, #144]
  402a70:	ldr	x1, [sp, #144]
  402a74:	ldr	x0, [sp, #176]
  402a78:	cmp	x1, x0
  402a7c:	b.cc	402a58 <ferror@plt+0x1458>  // b.lo, b.ul, b.last
  402a80:	str	wzr, [sp, #156]
  402a84:	b	402aac <ferror@plt+0x14ac>
  402a88:	ldr	x1, [sp, #144]
  402a8c:	mov	x0, x1
  402a90:	lsl	x0, x0, #2
  402a94:	add	x0, x0, x1
  402a98:	lsl	x0, x0, #1
  402a9c:	str	x0, [sp, #144]
  402aa0:	ldr	w0, [sp, #156]
  402aa4:	add	w0, w0, #0x1
  402aa8:	str	w0, [sp, #156]
  402aac:	ldr	w1, [sp, #156]
  402ab0:	ldr	w0, [sp, #160]
  402ab4:	cmp	w1, w0
  402ab8:	b.lt	402a88 <ferror@plt+0x1488>  // b.tstop
  402abc:	ldr	x2, [sp, #176]
  402ac0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402ac4:	movk	x0, #0xcccd
  402ac8:	umulh	x0, x2, x0
  402acc:	lsr	x1, x0, #3
  402ad0:	mov	x0, x1
  402ad4:	lsl	x0, x0, #2
  402ad8:	add	x0, x0, x1
  402adc:	lsl	x0, x0, #1
  402ae0:	sub	x1, x2, x0
  402ae4:	mov	w0, w1
  402ae8:	str	w0, [sp, #92]
  402aec:	ldr	x1, [sp, #144]
  402af0:	ldr	x0, [sp, #136]
  402af4:	udiv	x0, x1, x0
  402af8:	str	x0, [sp, #80]
  402afc:	ldr	x1, [sp, #176]
  402b00:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402b04:	movk	x0, #0xcccd
  402b08:	umulh	x0, x1, x0
  402b0c:	lsr	x0, x0, #3
  402b10:	str	x0, [sp, #176]
  402b14:	ldr	x1, [sp, #136]
  402b18:	mov	x0, x1
  402b1c:	lsl	x0, x0, #2
  402b20:	add	x0, x0, x1
  402b24:	lsl	x0, x0, #1
  402b28:	str	x0, [sp, #136]
  402b2c:	ldr	w0, [sp, #92]
  402b30:	cmp	w0, #0x0
  402b34:	b.eq	402b58 <ferror@plt+0x1558>  // b.none
  402b38:	ldr	x1, [sp, #56]
  402b3c:	ldr	w0, [sp, #92]
  402b40:	ldr	x2, [sp, #80]
  402b44:	udiv	x0, x2, x0
  402b48:	udiv	x1, x1, x0
  402b4c:	ldr	x0, [sp, #64]
  402b50:	add	x0, x1, x0
  402b54:	str	x0, [sp, #64]
  402b58:	ldr	x0, [sp, #176]
  402b5c:	cmp	x0, #0x0
  402b60:	b.ne	402abc <ferror@plt+0x14bc>  // b.any
  402b64:	b	402b74 <ferror@plt+0x1574>
  402b68:	nop
  402b6c:	b	402b74 <ferror@plt+0x1574>
  402b70:	nop
  402b74:	ldr	x1, [sp, #64]
  402b78:	ldr	x0, [sp, #32]
  402b7c:	str	x1, [x0]
  402b80:	ldr	w0, [sp, #168]
  402b84:	cmp	w0, #0x0
  402b88:	b.ge	402ba0 <ferror@plt+0x15a0>  // b.tcont
  402b8c:	bl	4015a0 <__errno_location@plt>
  402b90:	mov	x1, x0
  402b94:	ldr	w0, [sp, #168]
  402b98:	neg	w0, w0
  402b9c:	str	w0, [x1]
  402ba0:	ldr	w0, [sp, #168]
  402ba4:	ldp	x29, x30, [sp], #192
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-32]!
  402bb0:	mov	x29, sp
  402bb4:	str	x0, [sp, #24]
  402bb8:	str	x1, [sp, #16]
  402bbc:	mov	x2, #0x0                   	// #0
  402bc0:	ldr	x1, [sp, #16]
  402bc4:	ldr	x0, [sp, #24]
  402bc8:	bl	40253c <ferror@plt+0xf3c>
  402bcc:	ldp	x29, x30, [sp], #32
  402bd0:	ret
  402bd4:	stp	x29, x30, [sp, #-48]!
  402bd8:	mov	x29, sp
  402bdc:	str	x0, [sp, #24]
  402be0:	str	x1, [sp, #16]
  402be4:	ldr	x0, [sp, #24]
  402be8:	str	x0, [sp, #40]
  402bec:	b	402bfc <ferror@plt+0x15fc>
  402bf0:	ldr	x0, [sp, #40]
  402bf4:	add	x0, x0, #0x1
  402bf8:	str	x0, [sp, #40]
  402bfc:	ldr	x0, [sp, #40]
  402c00:	cmp	x0, #0x0
  402c04:	b.eq	402c48 <ferror@plt+0x1648>  // b.none
  402c08:	ldr	x0, [sp, #40]
  402c0c:	ldrsb	w0, [x0]
  402c10:	cmp	w0, #0x0
  402c14:	b.eq	402c48 <ferror@plt+0x1648>  // b.none
  402c18:	bl	4014c0 <__ctype_b_loc@plt>
  402c1c:	ldr	x1, [x0]
  402c20:	ldr	x0, [sp, #40]
  402c24:	ldrsb	w0, [x0]
  402c28:	and	w0, w0, #0xff
  402c2c:	and	x0, x0, #0xff
  402c30:	lsl	x0, x0, #1
  402c34:	add	x0, x1, x0
  402c38:	ldrh	w0, [x0]
  402c3c:	and	w0, w0, #0x800
  402c40:	cmp	w0, #0x0
  402c44:	b.ne	402bf0 <ferror@plt+0x15f0>  // b.any
  402c48:	ldr	x0, [sp, #16]
  402c4c:	cmp	x0, #0x0
  402c50:	b.eq	402c60 <ferror@plt+0x1660>  // b.none
  402c54:	ldr	x0, [sp, #16]
  402c58:	ldr	x1, [sp, #40]
  402c5c:	str	x1, [x0]
  402c60:	ldr	x0, [sp, #40]
  402c64:	cmp	x0, #0x0
  402c68:	b.eq	402c94 <ferror@plt+0x1694>  // b.none
  402c6c:	ldr	x1, [sp, #40]
  402c70:	ldr	x0, [sp, #24]
  402c74:	cmp	x1, x0
  402c78:	b.ls	402c94 <ferror@plt+0x1694>  // b.plast
  402c7c:	ldr	x0, [sp, #40]
  402c80:	ldrsb	w0, [x0]
  402c84:	cmp	w0, #0x0
  402c88:	b.ne	402c94 <ferror@plt+0x1694>  // b.any
  402c8c:	mov	w0, #0x1                   	// #1
  402c90:	b	402c98 <ferror@plt+0x1698>
  402c94:	mov	w0, #0x0                   	// #0
  402c98:	ldp	x29, x30, [sp], #48
  402c9c:	ret
  402ca0:	stp	x29, x30, [sp, #-48]!
  402ca4:	mov	x29, sp
  402ca8:	str	x0, [sp, #24]
  402cac:	str	x1, [sp, #16]
  402cb0:	ldr	x0, [sp, #24]
  402cb4:	str	x0, [sp, #40]
  402cb8:	b	402cc8 <ferror@plt+0x16c8>
  402cbc:	ldr	x0, [sp, #40]
  402cc0:	add	x0, x0, #0x1
  402cc4:	str	x0, [sp, #40]
  402cc8:	ldr	x0, [sp, #40]
  402ccc:	cmp	x0, #0x0
  402cd0:	b.eq	402d14 <ferror@plt+0x1714>  // b.none
  402cd4:	ldr	x0, [sp, #40]
  402cd8:	ldrsb	w0, [x0]
  402cdc:	cmp	w0, #0x0
  402ce0:	b.eq	402d14 <ferror@plt+0x1714>  // b.none
  402ce4:	bl	4014c0 <__ctype_b_loc@plt>
  402ce8:	ldr	x1, [x0]
  402cec:	ldr	x0, [sp, #40]
  402cf0:	ldrsb	w0, [x0]
  402cf4:	and	w0, w0, #0xff
  402cf8:	and	x0, x0, #0xff
  402cfc:	lsl	x0, x0, #1
  402d00:	add	x0, x1, x0
  402d04:	ldrh	w0, [x0]
  402d08:	and	w0, w0, #0x1000
  402d0c:	cmp	w0, #0x0
  402d10:	b.ne	402cbc <ferror@plt+0x16bc>  // b.any
  402d14:	ldr	x0, [sp, #16]
  402d18:	cmp	x0, #0x0
  402d1c:	b.eq	402d2c <ferror@plt+0x172c>  // b.none
  402d20:	ldr	x0, [sp, #16]
  402d24:	ldr	x1, [sp, #40]
  402d28:	str	x1, [x0]
  402d2c:	ldr	x0, [sp, #40]
  402d30:	cmp	x0, #0x0
  402d34:	b.eq	402d60 <ferror@plt+0x1760>  // b.none
  402d38:	ldr	x1, [sp, #40]
  402d3c:	ldr	x0, [sp, #24]
  402d40:	cmp	x1, x0
  402d44:	b.ls	402d60 <ferror@plt+0x1760>  // b.plast
  402d48:	ldr	x0, [sp, #40]
  402d4c:	ldrsb	w0, [x0]
  402d50:	cmp	w0, #0x0
  402d54:	b.ne	402d60 <ferror@plt+0x1760>  // b.any
  402d58:	mov	w0, #0x1                   	// #1
  402d5c:	b	402d64 <ferror@plt+0x1764>
  402d60:	mov	w0, #0x0                   	// #0
  402d64:	ldp	x29, x30, [sp], #48
  402d68:	ret
  402d6c:	stp	x29, x30, [sp, #-256]!
  402d70:	mov	x29, sp
  402d74:	str	x0, [sp, #24]
  402d78:	str	x1, [sp, #16]
  402d7c:	str	x2, [sp, #208]
  402d80:	str	x3, [sp, #216]
  402d84:	str	x4, [sp, #224]
  402d88:	str	x5, [sp, #232]
  402d8c:	str	x6, [sp, #240]
  402d90:	str	x7, [sp, #248]
  402d94:	str	q0, [sp, #80]
  402d98:	str	q1, [sp, #96]
  402d9c:	str	q2, [sp, #112]
  402da0:	str	q3, [sp, #128]
  402da4:	str	q4, [sp, #144]
  402da8:	str	q5, [sp, #160]
  402dac:	str	q6, [sp, #176]
  402db0:	str	q7, [sp, #192]
  402db4:	add	x0, sp, #0x100
  402db8:	str	x0, [sp, #32]
  402dbc:	add	x0, sp, #0x100
  402dc0:	str	x0, [sp, #40]
  402dc4:	add	x0, sp, #0xd0
  402dc8:	str	x0, [sp, #48]
  402dcc:	mov	w0, #0xffffffd0            	// #-48
  402dd0:	str	w0, [sp, #56]
  402dd4:	mov	w0, #0xffffff80            	// #-128
  402dd8:	str	w0, [sp, #60]
  402ddc:	ldr	w1, [sp, #56]
  402de0:	ldr	x0, [sp, #32]
  402de4:	cmp	w1, #0x0
  402de8:	b.lt	402dfc <ferror@plt+0x17fc>  // b.tstop
  402dec:	add	x1, x0, #0xf
  402df0:	and	x1, x1, #0xfffffffffffffff8
  402df4:	str	x1, [sp, #32]
  402df8:	b	402e2c <ferror@plt+0x182c>
  402dfc:	add	w2, w1, #0x8
  402e00:	str	w2, [sp, #56]
  402e04:	ldr	w2, [sp, #56]
  402e08:	cmp	w2, #0x0
  402e0c:	b.le	402e20 <ferror@plt+0x1820>
  402e10:	add	x1, x0, #0xf
  402e14:	and	x1, x1, #0xfffffffffffffff8
  402e18:	str	x1, [sp, #32]
  402e1c:	b	402e2c <ferror@plt+0x182c>
  402e20:	ldr	x2, [sp, #40]
  402e24:	sxtw	x0, w1
  402e28:	add	x0, x2, x0
  402e2c:	ldr	x0, [x0]
  402e30:	str	x0, [sp, #72]
  402e34:	ldr	x0, [sp, #72]
  402e38:	cmp	x0, #0x0
  402e3c:	b.eq	402edc <ferror@plt+0x18dc>  // b.none
  402e40:	ldr	w1, [sp, #56]
  402e44:	ldr	x0, [sp, #32]
  402e48:	cmp	w1, #0x0
  402e4c:	b.lt	402e60 <ferror@plt+0x1860>  // b.tstop
  402e50:	add	x1, x0, #0xf
  402e54:	and	x1, x1, #0xfffffffffffffff8
  402e58:	str	x1, [sp, #32]
  402e5c:	b	402e90 <ferror@plt+0x1890>
  402e60:	add	w2, w1, #0x8
  402e64:	str	w2, [sp, #56]
  402e68:	ldr	w2, [sp, #56]
  402e6c:	cmp	w2, #0x0
  402e70:	b.le	402e84 <ferror@plt+0x1884>
  402e74:	add	x1, x0, #0xf
  402e78:	and	x1, x1, #0xfffffffffffffff8
  402e7c:	str	x1, [sp, #32]
  402e80:	b	402e90 <ferror@plt+0x1890>
  402e84:	ldr	x2, [sp, #40]
  402e88:	sxtw	x0, w1
  402e8c:	add	x0, x2, x0
  402e90:	ldr	x0, [x0]
  402e94:	str	x0, [sp, #64]
  402e98:	ldr	x0, [sp, #64]
  402e9c:	cmp	x0, #0x0
  402ea0:	b.eq	402ee4 <ferror@plt+0x18e4>  // b.none
  402ea4:	ldr	x1, [sp, #72]
  402ea8:	ldr	x0, [sp, #24]
  402eac:	bl	4014a0 <strcmp@plt>
  402eb0:	cmp	w0, #0x0
  402eb4:	b.ne	402ec0 <ferror@plt+0x18c0>  // b.any
  402eb8:	mov	w0, #0x1                   	// #1
  402ebc:	b	402f0c <ferror@plt+0x190c>
  402ec0:	ldr	x1, [sp, #64]
  402ec4:	ldr	x0, [sp, #24]
  402ec8:	bl	4014a0 <strcmp@plt>
  402ecc:	cmp	w0, #0x0
  402ed0:	b.ne	402ddc <ferror@plt+0x17dc>  // b.any
  402ed4:	mov	w0, #0x0                   	// #0
  402ed8:	b	402f0c <ferror@plt+0x190c>
  402edc:	nop
  402ee0:	b	402ee8 <ferror@plt+0x18e8>
  402ee4:	nop
  402ee8:	adrp	x0, 417000 <ferror@plt+0x15a00>
  402eec:	add	x0, x0, #0x1b8
  402ef0:	ldr	w4, [x0]
  402ef4:	ldr	x3, [sp, #24]
  402ef8:	ldr	x2, [sp, #16]
  402efc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  402f00:	add	x1, x0, #0x7c0
  402f04:	mov	w0, w4
  402f08:	bl	401560 <errx@plt>
  402f0c:	ldp	x29, x30, [sp], #256
  402f10:	ret
  402f14:	sub	sp, sp, #0x20
  402f18:	str	x0, [sp, #24]
  402f1c:	str	x1, [sp, #16]
  402f20:	str	w2, [sp, #12]
  402f24:	b	402f54 <ferror@plt+0x1954>
  402f28:	ldr	x0, [sp, #24]
  402f2c:	ldrsb	w1, [x0]
  402f30:	ldr	w0, [sp, #12]
  402f34:	sxtb	w0, w0
  402f38:	cmp	w1, w0
  402f3c:	b.ne	402f48 <ferror@plt+0x1948>  // b.any
  402f40:	ldr	x0, [sp, #24]
  402f44:	b	402f7c <ferror@plt+0x197c>
  402f48:	ldr	x0, [sp, #24]
  402f4c:	add	x0, x0, #0x1
  402f50:	str	x0, [sp, #24]
  402f54:	ldr	x0, [sp, #16]
  402f58:	sub	x1, x0, #0x1
  402f5c:	str	x1, [sp, #16]
  402f60:	cmp	x0, #0x0
  402f64:	b.eq	402f78 <ferror@plt+0x1978>  // b.none
  402f68:	ldr	x0, [sp, #24]
  402f6c:	ldrsb	w0, [x0]
  402f70:	cmp	w0, #0x0
  402f74:	b.ne	402f28 <ferror@plt+0x1928>  // b.any
  402f78:	mov	x0, #0x0                   	// #0
  402f7c:	add	sp, sp, #0x20
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-48]!
  402f88:	mov	x29, sp
  402f8c:	str	x0, [sp, #24]
  402f90:	str	x1, [sp, #16]
  402f94:	ldr	x1, [sp, #16]
  402f98:	ldr	x0, [sp, #24]
  402f9c:	bl	4030d8 <ferror@plt+0x1ad8>
  402fa0:	str	w0, [sp, #44]
  402fa4:	ldr	w0, [sp, #44]
  402fa8:	cmn	w0, #0x8, lsl #12
  402fac:	b.lt	402fc0 <ferror@plt+0x19c0>  // b.tstop
  402fb0:	ldr	w1, [sp, #44]
  402fb4:	mov	w0, #0x7fff                	// #32767
  402fb8:	cmp	w1, w0
  402fbc:	b.le	402ff4 <ferror@plt+0x19f4>
  402fc0:	bl	4015a0 <__errno_location@plt>
  402fc4:	mov	x1, x0
  402fc8:	mov	w0, #0x22                  	// #34
  402fcc:	str	w0, [x1]
  402fd0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  402fd4:	add	x0, x0, #0x1b8
  402fd8:	ldr	w4, [x0]
  402fdc:	ldr	x3, [sp, #24]
  402fe0:	ldr	x2, [sp, #16]
  402fe4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  402fe8:	add	x1, x0, #0x7c0
  402fec:	mov	w0, w4
  402ff0:	bl	4015d0 <err@plt>
  402ff4:	ldr	w0, [sp, #44]
  402ff8:	sxth	w0, w0
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	stp	x29, x30, [sp, #-64]!
  403008:	mov	x29, sp
  40300c:	str	x0, [sp, #40]
  403010:	str	x1, [sp, #32]
  403014:	str	w2, [sp, #28]
  403018:	ldr	w2, [sp, #28]
  40301c:	ldr	x1, [sp, #32]
  403020:	ldr	x0, [sp, #40]
  403024:	bl	403158 <ferror@plt+0x1b58>
  403028:	str	w0, [sp, #60]
  40302c:	ldr	w1, [sp, #60]
  403030:	mov	w0, #0xffff                	// #65535
  403034:	cmp	w1, w0
  403038:	b.ls	403070 <ferror@plt+0x1a70>  // b.plast
  40303c:	bl	4015a0 <__errno_location@plt>
  403040:	mov	x1, x0
  403044:	mov	w0, #0x22                  	// #34
  403048:	str	w0, [x1]
  40304c:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403050:	add	x0, x0, #0x1b8
  403054:	ldr	w4, [x0]
  403058:	ldr	x3, [sp, #40]
  40305c:	ldr	x2, [sp, #32]
  403060:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403064:	add	x1, x0, #0x7c0
  403068:	mov	w0, w4
  40306c:	bl	4015d0 <err@plt>
  403070:	ldr	w0, [sp, #60]
  403074:	and	w0, w0, #0xffff
  403078:	ldp	x29, x30, [sp], #64
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-32]!
  403084:	mov	x29, sp
  403088:	str	x0, [sp, #24]
  40308c:	str	x1, [sp, #16]
  403090:	mov	w2, #0xa                   	// #10
  403094:	ldr	x1, [sp, #16]
  403098:	ldr	x0, [sp, #24]
  40309c:	bl	403004 <ferror@plt+0x1a04>
  4030a0:	and	w0, w0, #0xffff
  4030a4:	ldp	x29, x30, [sp], #32
  4030a8:	ret
  4030ac:	stp	x29, x30, [sp, #-32]!
  4030b0:	mov	x29, sp
  4030b4:	str	x0, [sp, #24]
  4030b8:	str	x1, [sp, #16]
  4030bc:	mov	w2, #0x10                  	// #16
  4030c0:	ldr	x1, [sp, #16]
  4030c4:	ldr	x0, [sp, #24]
  4030c8:	bl	403004 <ferror@plt+0x1a04>
  4030cc:	and	w0, w0, #0xffff
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-48]!
  4030dc:	mov	x29, sp
  4030e0:	str	x0, [sp, #24]
  4030e4:	str	x1, [sp, #16]
  4030e8:	ldr	x1, [sp, #16]
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	bl	403220 <ferror@plt+0x1c20>
  4030f4:	str	x0, [sp, #40]
  4030f8:	ldr	x1, [sp, #40]
  4030fc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403100:	cmp	x1, x0
  403104:	b.lt	403118 <ferror@plt+0x1b18>  // b.tstop
  403108:	ldr	x1, [sp, #40]
  40310c:	mov	x0, #0x7fffffff            	// #2147483647
  403110:	cmp	x1, x0
  403114:	b.le	40314c <ferror@plt+0x1b4c>
  403118:	bl	4015a0 <__errno_location@plt>
  40311c:	mov	x1, x0
  403120:	mov	w0, #0x22                  	// #34
  403124:	str	w0, [x1]
  403128:	adrp	x0, 417000 <ferror@plt+0x15a00>
  40312c:	add	x0, x0, #0x1b8
  403130:	ldr	w4, [x0]
  403134:	ldr	x3, [sp, #24]
  403138:	ldr	x2, [sp, #16]
  40313c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403140:	add	x1, x0, #0x7c0
  403144:	mov	w0, w4
  403148:	bl	4015d0 <err@plt>
  40314c:	ldr	x0, [sp, #40]
  403150:	ldp	x29, x30, [sp], #48
  403154:	ret
  403158:	stp	x29, x30, [sp, #-64]!
  40315c:	mov	x29, sp
  403160:	str	x0, [sp, #40]
  403164:	str	x1, [sp, #32]
  403168:	str	w2, [sp, #28]
  40316c:	ldr	w2, [sp, #28]
  403170:	ldr	x1, [sp, #32]
  403174:	ldr	x0, [sp, #40]
  403178:	bl	403320 <ferror@plt+0x1d20>
  40317c:	str	x0, [sp, #56]
  403180:	ldr	x1, [sp, #56]
  403184:	mov	x0, #0xffffffff            	// #4294967295
  403188:	cmp	x1, x0
  40318c:	b.ls	4031c4 <ferror@plt+0x1bc4>  // b.plast
  403190:	bl	4015a0 <__errno_location@plt>
  403194:	mov	x1, x0
  403198:	mov	w0, #0x22                  	// #34
  40319c:	str	w0, [x1]
  4031a0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4031a4:	add	x0, x0, #0x1b8
  4031a8:	ldr	w4, [x0]
  4031ac:	ldr	x3, [sp, #40]
  4031b0:	ldr	x2, [sp, #32]
  4031b4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4031b8:	add	x1, x0, #0x7c0
  4031bc:	mov	w0, w4
  4031c0:	bl	4015d0 <err@plt>
  4031c4:	ldr	x0, [sp, #56]
  4031c8:	ldp	x29, x30, [sp], #64
  4031cc:	ret
  4031d0:	stp	x29, x30, [sp, #-32]!
  4031d4:	mov	x29, sp
  4031d8:	str	x0, [sp, #24]
  4031dc:	str	x1, [sp, #16]
  4031e0:	mov	w2, #0xa                   	// #10
  4031e4:	ldr	x1, [sp, #16]
  4031e8:	ldr	x0, [sp, #24]
  4031ec:	bl	403158 <ferror@plt+0x1b58>
  4031f0:	ldp	x29, x30, [sp], #32
  4031f4:	ret
  4031f8:	stp	x29, x30, [sp, #-32]!
  4031fc:	mov	x29, sp
  403200:	str	x0, [sp, #24]
  403204:	str	x1, [sp, #16]
  403208:	mov	w2, #0x10                  	// #16
  40320c:	ldr	x1, [sp, #16]
  403210:	ldr	x0, [sp, #24]
  403214:	bl	403158 <ferror@plt+0x1b58>
  403218:	ldp	x29, x30, [sp], #32
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-48]!
  403224:	mov	x29, sp
  403228:	str	x0, [sp, #24]
  40322c:	str	x1, [sp, #16]
  403230:	str	xzr, [sp, #32]
  403234:	bl	4015a0 <__errno_location@plt>
  403238:	str	wzr, [x0]
  40323c:	ldr	x0, [sp, #24]
  403240:	cmp	x0, #0x0
  403244:	b.eq	4032b4 <ferror@plt+0x1cb4>  // b.none
  403248:	ldr	x0, [sp, #24]
  40324c:	ldrsb	w0, [x0]
  403250:	cmp	w0, #0x0
  403254:	b.eq	4032b4 <ferror@plt+0x1cb4>  // b.none
  403258:	add	x0, sp, #0x20
  40325c:	mov	w2, #0xa                   	// #10
  403260:	mov	x1, x0
  403264:	ldr	x0, [sp, #24]
  403268:	bl	401330 <strtoimax@plt>
  40326c:	str	x0, [sp, #40]
  403270:	bl	4015a0 <__errno_location@plt>
  403274:	ldr	w0, [x0]
  403278:	cmp	w0, #0x0
  40327c:	b.ne	4032bc <ferror@plt+0x1cbc>  // b.any
  403280:	ldr	x0, [sp, #32]
  403284:	ldr	x1, [sp, #24]
  403288:	cmp	x1, x0
  40328c:	b.eq	4032bc <ferror@plt+0x1cbc>  // b.none
  403290:	ldr	x0, [sp, #32]
  403294:	cmp	x0, #0x0
  403298:	b.eq	4032ac <ferror@plt+0x1cac>  // b.none
  40329c:	ldr	x0, [sp, #32]
  4032a0:	ldrsb	w0, [x0]
  4032a4:	cmp	w0, #0x0
  4032a8:	b.ne	4032bc <ferror@plt+0x1cbc>  // b.any
  4032ac:	ldr	x0, [sp, #40]
  4032b0:	b	403318 <ferror@plt+0x1d18>
  4032b4:	nop
  4032b8:	b	4032c0 <ferror@plt+0x1cc0>
  4032bc:	nop
  4032c0:	bl	4015a0 <__errno_location@plt>
  4032c4:	ldr	w0, [x0]
  4032c8:	cmp	w0, #0x22
  4032cc:	b.ne	4032f4 <ferror@plt+0x1cf4>  // b.any
  4032d0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4032d4:	add	x0, x0, #0x1b8
  4032d8:	ldr	w4, [x0]
  4032dc:	ldr	x3, [sp, #24]
  4032e0:	ldr	x2, [sp, #16]
  4032e4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4032e8:	add	x1, x0, #0x7c0
  4032ec:	mov	w0, w4
  4032f0:	bl	4015d0 <err@plt>
  4032f4:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4032f8:	add	x0, x0, #0x1b8
  4032fc:	ldr	w4, [x0]
  403300:	ldr	x3, [sp, #24]
  403304:	ldr	x2, [sp, #16]
  403308:	adrp	x0, 405000 <ferror@plt+0x3a00>
  40330c:	add	x1, x0, #0x7c0
  403310:	mov	w0, w4
  403314:	bl	401560 <errx@plt>
  403318:	ldp	x29, x30, [sp], #48
  40331c:	ret
  403320:	stp	x29, x30, [sp, #-64]!
  403324:	mov	x29, sp
  403328:	str	x0, [sp, #40]
  40332c:	str	x1, [sp, #32]
  403330:	str	w2, [sp, #28]
  403334:	str	xzr, [sp, #48]
  403338:	bl	4015a0 <__errno_location@plt>
  40333c:	str	wzr, [x0]
  403340:	ldr	x0, [sp, #40]
  403344:	cmp	x0, #0x0
  403348:	b.eq	4033b8 <ferror@plt+0x1db8>  // b.none
  40334c:	ldr	x0, [sp, #40]
  403350:	ldrsb	w0, [x0]
  403354:	cmp	w0, #0x0
  403358:	b.eq	4033b8 <ferror@plt+0x1db8>  // b.none
  40335c:	add	x0, sp, #0x30
  403360:	ldr	w2, [sp, #28]
  403364:	mov	x1, x0
  403368:	ldr	x0, [sp, #40]
  40336c:	bl	401460 <strtoumax@plt>
  403370:	str	x0, [sp, #56]
  403374:	bl	4015a0 <__errno_location@plt>
  403378:	ldr	w0, [x0]
  40337c:	cmp	w0, #0x0
  403380:	b.ne	4033c0 <ferror@plt+0x1dc0>  // b.any
  403384:	ldr	x0, [sp, #48]
  403388:	ldr	x1, [sp, #40]
  40338c:	cmp	x1, x0
  403390:	b.eq	4033c0 <ferror@plt+0x1dc0>  // b.none
  403394:	ldr	x0, [sp, #48]
  403398:	cmp	x0, #0x0
  40339c:	b.eq	4033b0 <ferror@plt+0x1db0>  // b.none
  4033a0:	ldr	x0, [sp, #48]
  4033a4:	ldrsb	w0, [x0]
  4033a8:	cmp	w0, #0x0
  4033ac:	b.ne	4033c0 <ferror@plt+0x1dc0>  // b.any
  4033b0:	ldr	x0, [sp, #56]
  4033b4:	b	40341c <ferror@plt+0x1e1c>
  4033b8:	nop
  4033bc:	b	4033c4 <ferror@plt+0x1dc4>
  4033c0:	nop
  4033c4:	bl	4015a0 <__errno_location@plt>
  4033c8:	ldr	w0, [x0]
  4033cc:	cmp	w0, #0x22
  4033d0:	b.ne	4033f8 <ferror@plt+0x1df8>  // b.any
  4033d4:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4033d8:	add	x0, x0, #0x1b8
  4033dc:	ldr	w4, [x0]
  4033e0:	ldr	x3, [sp, #40]
  4033e4:	ldr	x2, [sp, #32]
  4033e8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4033ec:	add	x1, x0, #0x7c0
  4033f0:	mov	w0, w4
  4033f4:	bl	4015d0 <err@plt>
  4033f8:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4033fc:	add	x0, x0, #0x1b8
  403400:	ldr	w4, [x0]
  403404:	ldr	x3, [sp, #40]
  403408:	ldr	x2, [sp, #32]
  40340c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403410:	add	x1, x0, #0x7c0
  403414:	mov	w0, w4
  403418:	bl	401560 <errx@plt>
  40341c:	ldp	x29, x30, [sp], #64
  403420:	ret
  403424:	stp	x29, x30, [sp, #-32]!
  403428:	mov	x29, sp
  40342c:	str	x0, [sp, #24]
  403430:	str	x1, [sp, #16]
  403434:	mov	w2, #0xa                   	// #10
  403438:	ldr	x1, [sp, #16]
  40343c:	ldr	x0, [sp, #24]
  403440:	bl	403320 <ferror@plt+0x1d20>
  403444:	ldp	x29, x30, [sp], #32
  403448:	ret
  40344c:	stp	x29, x30, [sp, #-32]!
  403450:	mov	x29, sp
  403454:	str	x0, [sp, #24]
  403458:	str	x1, [sp, #16]
  40345c:	mov	w2, #0x10                  	// #16
  403460:	ldr	x1, [sp, #16]
  403464:	ldr	x0, [sp, #24]
  403468:	bl	403320 <ferror@plt+0x1d20>
  40346c:	ldp	x29, x30, [sp], #32
  403470:	ret
  403474:	stp	x29, x30, [sp, #-48]!
  403478:	mov	x29, sp
  40347c:	str	x0, [sp, #24]
  403480:	str	x1, [sp, #16]
  403484:	str	xzr, [sp, #32]
  403488:	bl	4015a0 <__errno_location@plt>
  40348c:	str	wzr, [x0]
  403490:	ldr	x0, [sp, #24]
  403494:	cmp	x0, #0x0
  403498:	b.eq	403504 <ferror@plt+0x1f04>  // b.none
  40349c:	ldr	x0, [sp, #24]
  4034a0:	ldrsb	w0, [x0]
  4034a4:	cmp	w0, #0x0
  4034a8:	b.eq	403504 <ferror@plt+0x1f04>  // b.none
  4034ac:	add	x0, sp, #0x20
  4034b0:	mov	x1, x0
  4034b4:	ldr	x0, [sp, #24]
  4034b8:	bl	401340 <strtod@plt>
  4034bc:	str	d0, [sp, #40]
  4034c0:	bl	4015a0 <__errno_location@plt>
  4034c4:	ldr	w0, [x0]
  4034c8:	cmp	w0, #0x0
  4034cc:	b.ne	40350c <ferror@plt+0x1f0c>  // b.any
  4034d0:	ldr	x0, [sp, #32]
  4034d4:	ldr	x1, [sp, #24]
  4034d8:	cmp	x1, x0
  4034dc:	b.eq	40350c <ferror@plt+0x1f0c>  // b.none
  4034e0:	ldr	x0, [sp, #32]
  4034e4:	cmp	x0, #0x0
  4034e8:	b.eq	4034fc <ferror@plt+0x1efc>  // b.none
  4034ec:	ldr	x0, [sp, #32]
  4034f0:	ldrsb	w0, [x0]
  4034f4:	cmp	w0, #0x0
  4034f8:	b.ne	40350c <ferror@plt+0x1f0c>  // b.any
  4034fc:	ldr	d0, [sp, #40]
  403500:	b	403568 <ferror@plt+0x1f68>
  403504:	nop
  403508:	b	403510 <ferror@plt+0x1f10>
  40350c:	nop
  403510:	bl	4015a0 <__errno_location@plt>
  403514:	ldr	w0, [x0]
  403518:	cmp	w0, #0x22
  40351c:	b.ne	403544 <ferror@plt+0x1f44>  // b.any
  403520:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403524:	add	x0, x0, #0x1b8
  403528:	ldr	w4, [x0]
  40352c:	ldr	x3, [sp, #24]
  403530:	ldr	x2, [sp, #16]
  403534:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403538:	add	x1, x0, #0x7c0
  40353c:	mov	w0, w4
  403540:	bl	4015d0 <err@plt>
  403544:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403548:	add	x0, x0, #0x1b8
  40354c:	ldr	w4, [x0]
  403550:	ldr	x3, [sp, #24]
  403554:	ldr	x2, [sp, #16]
  403558:	adrp	x0, 405000 <ferror@plt+0x3a00>
  40355c:	add	x1, x0, #0x7c0
  403560:	mov	w0, w4
  403564:	bl	401560 <errx@plt>
  403568:	ldp	x29, x30, [sp], #48
  40356c:	ret
  403570:	stp	x29, x30, [sp, #-48]!
  403574:	mov	x29, sp
  403578:	str	x0, [sp, #24]
  40357c:	str	x1, [sp, #16]
  403580:	str	xzr, [sp, #32]
  403584:	bl	4015a0 <__errno_location@plt>
  403588:	str	wzr, [x0]
  40358c:	ldr	x0, [sp, #24]
  403590:	cmp	x0, #0x0
  403594:	b.eq	403604 <ferror@plt+0x2004>  // b.none
  403598:	ldr	x0, [sp, #24]
  40359c:	ldrsb	w0, [x0]
  4035a0:	cmp	w0, #0x0
  4035a4:	b.eq	403604 <ferror@plt+0x2004>  // b.none
  4035a8:	add	x0, sp, #0x20
  4035ac:	mov	w2, #0xa                   	// #10
  4035b0:	mov	x1, x0
  4035b4:	ldr	x0, [sp, #24]
  4035b8:	bl	4014d0 <strtol@plt>
  4035bc:	str	x0, [sp, #40]
  4035c0:	bl	4015a0 <__errno_location@plt>
  4035c4:	ldr	w0, [x0]
  4035c8:	cmp	w0, #0x0
  4035cc:	b.ne	40360c <ferror@plt+0x200c>  // b.any
  4035d0:	ldr	x0, [sp, #32]
  4035d4:	ldr	x1, [sp, #24]
  4035d8:	cmp	x1, x0
  4035dc:	b.eq	40360c <ferror@plt+0x200c>  // b.none
  4035e0:	ldr	x0, [sp, #32]
  4035e4:	cmp	x0, #0x0
  4035e8:	b.eq	4035fc <ferror@plt+0x1ffc>  // b.none
  4035ec:	ldr	x0, [sp, #32]
  4035f0:	ldrsb	w0, [x0]
  4035f4:	cmp	w0, #0x0
  4035f8:	b.ne	40360c <ferror@plt+0x200c>  // b.any
  4035fc:	ldr	x0, [sp, #40]
  403600:	b	403668 <ferror@plt+0x2068>
  403604:	nop
  403608:	b	403610 <ferror@plt+0x2010>
  40360c:	nop
  403610:	bl	4015a0 <__errno_location@plt>
  403614:	ldr	w0, [x0]
  403618:	cmp	w0, #0x22
  40361c:	b.ne	403644 <ferror@plt+0x2044>  // b.any
  403620:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403624:	add	x0, x0, #0x1b8
  403628:	ldr	w4, [x0]
  40362c:	ldr	x3, [sp, #24]
  403630:	ldr	x2, [sp, #16]
  403634:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403638:	add	x1, x0, #0x7c0
  40363c:	mov	w0, w4
  403640:	bl	4015d0 <err@plt>
  403644:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403648:	add	x0, x0, #0x1b8
  40364c:	ldr	w4, [x0]
  403650:	ldr	x3, [sp, #24]
  403654:	ldr	x2, [sp, #16]
  403658:	adrp	x0, 405000 <ferror@plt+0x3a00>
  40365c:	add	x1, x0, #0x7c0
  403660:	mov	w0, w4
  403664:	bl	401560 <errx@plt>
  403668:	ldp	x29, x30, [sp], #48
  40366c:	ret
  403670:	stp	x29, x30, [sp, #-48]!
  403674:	mov	x29, sp
  403678:	str	x0, [sp, #24]
  40367c:	str	x1, [sp, #16]
  403680:	str	xzr, [sp, #32]
  403684:	bl	4015a0 <__errno_location@plt>
  403688:	str	wzr, [x0]
  40368c:	ldr	x0, [sp, #24]
  403690:	cmp	x0, #0x0
  403694:	b.eq	403704 <ferror@plt+0x2104>  // b.none
  403698:	ldr	x0, [sp, #24]
  40369c:	ldrsb	w0, [x0]
  4036a0:	cmp	w0, #0x0
  4036a4:	b.eq	403704 <ferror@plt+0x2104>  // b.none
  4036a8:	add	x0, sp, #0x20
  4036ac:	mov	w2, #0xa                   	// #10
  4036b0:	mov	x1, x0
  4036b4:	ldr	x0, [sp, #24]
  4036b8:	bl	4012e0 <strtoul@plt>
  4036bc:	str	x0, [sp, #40]
  4036c0:	bl	4015a0 <__errno_location@plt>
  4036c4:	ldr	w0, [x0]
  4036c8:	cmp	w0, #0x0
  4036cc:	b.ne	40370c <ferror@plt+0x210c>  // b.any
  4036d0:	ldr	x0, [sp, #32]
  4036d4:	ldr	x1, [sp, #24]
  4036d8:	cmp	x1, x0
  4036dc:	b.eq	40370c <ferror@plt+0x210c>  // b.none
  4036e0:	ldr	x0, [sp, #32]
  4036e4:	cmp	x0, #0x0
  4036e8:	b.eq	4036fc <ferror@plt+0x20fc>  // b.none
  4036ec:	ldr	x0, [sp, #32]
  4036f0:	ldrsb	w0, [x0]
  4036f4:	cmp	w0, #0x0
  4036f8:	b.ne	40370c <ferror@plt+0x210c>  // b.any
  4036fc:	ldr	x0, [sp, #40]
  403700:	b	403768 <ferror@plt+0x2168>
  403704:	nop
  403708:	b	403710 <ferror@plt+0x2110>
  40370c:	nop
  403710:	bl	4015a0 <__errno_location@plt>
  403714:	ldr	w0, [x0]
  403718:	cmp	w0, #0x22
  40371c:	b.ne	403744 <ferror@plt+0x2144>  // b.any
  403720:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403724:	add	x0, x0, #0x1b8
  403728:	ldr	w4, [x0]
  40372c:	ldr	x3, [sp, #24]
  403730:	ldr	x2, [sp, #16]
  403734:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403738:	add	x1, x0, #0x7c0
  40373c:	mov	w0, w4
  403740:	bl	4015d0 <err@plt>
  403744:	adrp	x0, 417000 <ferror@plt+0x15a00>
  403748:	add	x0, x0, #0x1b8
  40374c:	ldr	w4, [x0]
  403750:	ldr	x3, [sp, #24]
  403754:	ldr	x2, [sp, #16]
  403758:	adrp	x0, 405000 <ferror@plt+0x3a00>
  40375c:	add	x1, x0, #0x7c0
  403760:	mov	w0, w4
  403764:	bl	401560 <errx@plt>
  403768:	ldp	x29, x30, [sp], #48
  40376c:	ret
  403770:	stp	x29, x30, [sp, #-48]!
  403774:	mov	x29, sp
  403778:	str	x0, [sp, #24]
  40377c:	str	x1, [sp, #16]
  403780:	add	x0, sp, #0x28
  403784:	mov	x1, x0
  403788:	ldr	x0, [sp, #24]
  40378c:	bl	402bac <ferror@plt+0x15ac>
  403790:	cmp	w0, #0x0
  403794:	b.ne	4037a0 <ferror@plt+0x21a0>  // b.any
  403798:	ldr	x0, [sp, #40]
  40379c:	b	4037f8 <ferror@plt+0x21f8>
  4037a0:	bl	4015a0 <__errno_location@plt>
  4037a4:	ldr	w0, [x0]
  4037a8:	cmp	w0, #0x0
  4037ac:	b.eq	4037d4 <ferror@plt+0x21d4>  // b.none
  4037b0:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4037b4:	add	x0, x0, #0x1b8
  4037b8:	ldr	w4, [x0]
  4037bc:	ldr	x3, [sp, #24]
  4037c0:	ldr	x2, [sp, #16]
  4037c4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4037c8:	add	x1, x0, #0x7c0
  4037cc:	mov	w0, w4
  4037d0:	bl	4015d0 <err@plt>
  4037d4:	adrp	x0, 417000 <ferror@plt+0x15a00>
  4037d8:	add	x0, x0, #0x1b8
  4037dc:	ldr	w4, [x0]
  4037e0:	ldr	x3, [sp, #24]
  4037e4:	ldr	x2, [sp, #16]
  4037e8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  4037ec:	add	x1, x0, #0x7c0
  4037f0:	mov	w0, w4
  4037f4:	bl	401560 <errx@plt>
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-64]!
  403804:	mov	x29, sp
  403808:	str	x0, [sp, #40]
  40380c:	str	x1, [sp, #32]
  403810:	str	x2, [sp, #24]
  403814:	ldr	x1, [sp, #24]
  403818:	ldr	x0, [sp, #40]
  40381c:	bl	403474 <ferror@plt+0x1e74>
  403820:	str	d0, [sp, #56]
  403824:	ldr	d0, [sp, #56]
  403828:	fcvtzs	d0, d0
  40382c:	ldr	x0, [sp, #32]
  403830:	str	d0, [x0]
  403834:	ldr	x0, [sp, #32]
  403838:	ldr	d0, [x0]
  40383c:	scvtf	d0, d0
  403840:	ldr	d1, [sp, #56]
  403844:	fsub	d0, d1, d0
  403848:	mov	x0, #0x848000000000        	// #145685290680320
  40384c:	movk	x0, #0x412e, lsl #48
  403850:	fmov	d1, x0
  403854:	fmul	d0, d0, d1
  403858:	fcvtzs	d0, d0
  40385c:	ldr	x0, [sp, #32]
  403860:	str	d0, [x0, #8]
  403864:	nop
  403868:	ldp	x29, x30, [sp], #64
  40386c:	ret
  403870:	sub	sp, sp, #0x20
  403874:	str	w0, [sp, #12]
  403878:	str	x1, [sp]
  40387c:	strh	wzr, [sp, #30]
  403880:	ldr	w0, [sp, #12]
  403884:	and	w0, w0, #0xf000
  403888:	cmp	w0, #0x4, lsl #12
  40388c:	b.ne	4038b4 <ferror@plt+0x22b4>  // b.any
  403890:	ldrh	w0, [sp, #30]
  403894:	add	w1, w0, #0x1
  403898:	strh	w1, [sp, #30]
  40389c:	and	x0, x0, #0xffff
  4038a0:	ldr	x1, [sp]
  4038a4:	add	x0, x1, x0
  4038a8:	mov	w1, #0x64                  	// #100
  4038ac:	strb	w1, [x0]
  4038b0:	b	4039e8 <ferror@plt+0x23e8>
  4038b4:	ldr	w0, [sp, #12]
  4038b8:	and	w0, w0, #0xf000
  4038bc:	cmp	w0, #0xa, lsl #12
  4038c0:	b.ne	4038e8 <ferror@plt+0x22e8>  // b.any
  4038c4:	ldrh	w0, [sp, #30]
  4038c8:	add	w1, w0, #0x1
  4038cc:	strh	w1, [sp, #30]
  4038d0:	and	x0, x0, #0xffff
  4038d4:	ldr	x1, [sp]
  4038d8:	add	x0, x1, x0
  4038dc:	mov	w1, #0x6c                  	// #108
  4038e0:	strb	w1, [x0]
  4038e4:	b	4039e8 <ferror@plt+0x23e8>
  4038e8:	ldr	w0, [sp, #12]
  4038ec:	and	w0, w0, #0xf000
  4038f0:	cmp	w0, #0x2, lsl #12
  4038f4:	b.ne	40391c <ferror@plt+0x231c>  // b.any
  4038f8:	ldrh	w0, [sp, #30]
  4038fc:	add	w1, w0, #0x1
  403900:	strh	w1, [sp, #30]
  403904:	and	x0, x0, #0xffff
  403908:	ldr	x1, [sp]
  40390c:	add	x0, x1, x0
  403910:	mov	w1, #0x63                  	// #99
  403914:	strb	w1, [x0]
  403918:	b	4039e8 <ferror@plt+0x23e8>
  40391c:	ldr	w0, [sp, #12]
  403920:	and	w0, w0, #0xf000
  403924:	cmp	w0, #0x6, lsl #12
  403928:	b.ne	403950 <ferror@plt+0x2350>  // b.any
  40392c:	ldrh	w0, [sp, #30]
  403930:	add	w1, w0, #0x1
  403934:	strh	w1, [sp, #30]
  403938:	and	x0, x0, #0xffff
  40393c:	ldr	x1, [sp]
  403940:	add	x0, x1, x0
  403944:	mov	w1, #0x62                  	// #98
  403948:	strb	w1, [x0]
  40394c:	b	4039e8 <ferror@plt+0x23e8>
  403950:	ldr	w0, [sp, #12]
  403954:	and	w0, w0, #0xf000
  403958:	cmp	w0, #0xc, lsl #12
  40395c:	b.ne	403984 <ferror@plt+0x2384>  // b.any
  403960:	ldrh	w0, [sp, #30]
  403964:	add	w1, w0, #0x1
  403968:	strh	w1, [sp, #30]
  40396c:	and	x0, x0, #0xffff
  403970:	ldr	x1, [sp]
  403974:	add	x0, x1, x0
  403978:	mov	w1, #0x73                  	// #115
  40397c:	strb	w1, [x0]
  403980:	b	4039e8 <ferror@plt+0x23e8>
  403984:	ldr	w0, [sp, #12]
  403988:	and	w0, w0, #0xf000
  40398c:	cmp	w0, #0x1, lsl #12
  403990:	b.ne	4039b8 <ferror@plt+0x23b8>  // b.any
  403994:	ldrh	w0, [sp, #30]
  403998:	add	w1, w0, #0x1
  40399c:	strh	w1, [sp, #30]
  4039a0:	and	x0, x0, #0xffff
  4039a4:	ldr	x1, [sp]
  4039a8:	add	x0, x1, x0
  4039ac:	mov	w1, #0x70                  	// #112
  4039b0:	strb	w1, [x0]
  4039b4:	b	4039e8 <ferror@plt+0x23e8>
  4039b8:	ldr	w0, [sp, #12]
  4039bc:	and	w0, w0, #0xf000
  4039c0:	cmp	w0, #0x8, lsl #12
  4039c4:	b.ne	4039e8 <ferror@plt+0x23e8>  // b.any
  4039c8:	ldrh	w0, [sp, #30]
  4039cc:	add	w1, w0, #0x1
  4039d0:	strh	w1, [sp, #30]
  4039d4:	and	x0, x0, #0xffff
  4039d8:	ldr	x1, [sp]
  4039dc:	add	x0, x1, x0
  4039e0:	mov	w1, #0x2d                  	// #45
  4039e4:	strb	w1, [x0]
  4039e8:	ldr	w0, [sp, #12]
  4039ec:	and	w0, w0, #0x100
  4039f0:	cmp	w0, #0x0
  4039f4:	b.eq	403a00 <ferror@plt+0x2400>  // b.none
  4039f8:	mov	w0, #0x72                  	// #114
  4039fc:	b	403a04 <ferror@plt+0x2404>
  403a00:	mov	w0, #0x2d                  	// #45
  403a04:	ldrh	w1, [sp, #30]
  403a08:	add	w2, w1, #0x1
  403a0c:	strh	w2, [sp, #30]
  403a10:	and	x1, x1, #0xffff
  403a14:	ldr	x2, [sp]
  403a18:	add	x1, x2, x1
  403a1c:	strb	w0, [x1]
  403a20:	ldr	w0, [sp, #12]
  403a24:	and	w0, w0, #0x80
  403a28:	cmp	w0, #0x0
  403a2c:	b.eq	403a38 <ferror@plt+0x2438>  // b.none
  403a30:	mov	w0, #0x77                  	// #119
  403a34:	b	403a3c <ferror@plt+0x243c>
  403a38:	mov	w0, #0x2d                  	// #45
  403a3c:	ldrh	w1, [sp, #30]
  403a40:	add	w2, w1, #0x1
  403a44:	strh	w2, [sp, #30]
  403a48:	and	x1, x1, #0xffff
  403a4c:	ldr	x2, [sp]
  403a50:	add	x1, x2, x1
  403a54:	strb	w0, [x1]
  403a58:	ldr	w0, [sp, #12]
  403a5c:	and	w0, w0, #0x800
  403a60:	cmp	w0, #0x0
  403a64:	b.eq	403a88 <ferror@plt+0x2488>  // b.none
  403a68:	ldr	w0, [sp, #12]
  403a6c:	and	w0, w0, #0x40
  403a70:	cmp	w0, #0x0
  403a74:	b.eq	403a80 <ferror@plt+0x2480>  // b.none
  403a78:	mov	w0, #0x73                  	// #115
  403a7c:	b	403aa4 <ferror@plt+0x24a4>
  403a80:	mov	w0, #0x53                  	// #83
  403a84:	b	403aa4 <ferror@plt+0x24a4>
  403a88:	ldr	w0, [sp, #12]
  403a8c:	and	w0, w0, #0x40
  403a90:	cmp	w0, #0x0
  403a94:	b.eq	403aa0 <ferror@plt+0x24a0>  // b.none
  403a98:	mov	w0, #0x78                  	// #120
  403a9c:	b	403aa4 <ferror@plt+0x24a4>
  403aa0:	mov	w0, #0x2d                  	// #45
  403aa4:	ldrh	w1, [sp, #30]
  403aa8:	add	w2, w1, #0x1
  403aac:	strh	w2, [sp, #30]
  403ab0:	and	x1, x1, #0xffff
  403ab4:	ldr	x2, [sp]
  403ab8:	add	x1, x2, x1
  403abc:	strb	w0, [x1]
  403ac0:	ldr	w0, [sp, #12]
  403ac4:	and	w0, w0, #0x20
  403ac8:	cmp	w0, #0x0
  403acc:	b.eq	403ad8 <ferror@plt+0x24d8>  // b.none
  403ad0:	mov	w0, #0x72                  	// #114
  403ad4:	b	403adc <ferror@plt+0x24dc>
  403ad8:	mov	w0, #0x2d                  	// #45
  403adc:	ldrh	w1, [sp, #30]
  403ae0:	add	w2, w1, #0x1
  403ae4:	strh	w2, [sp, #30]
  403ae8:	and	x1, x1, #0xffff
  403aec:	ldr	x2, [sp]
  403af0:	add	x1, x2, x1
  403af4:	strb	w0, [x1]
  403af8:	ldr	w0, [sp, #12]
  403afc:	and	w0, w0, #0x10
  403b00:	cmp	w0, #0x0
  403b04:	b.eq	403b10 <ferror@plt+0x2510>  // b.none
  403b08:	mov	w0, #0x77                  	// #119
  403b0c:	b	403b14 <ferror@plt+0x2514>
  403b10:	mov	w0, #0x2d                  	// #45
  403b14:	ldrh	w1, [sp, #30]
  403b18:	add	w2, w1, #0x1
  403b1c:	strh	w2, [sp, #30]
  403b20:	and	x1, x1, #0xffff
  403b24:	ldr	x2, [sp]
  403b28:	add	x1, x2, x1
  403b2c:	strb	w0, [x1]
  403b30:	ldr	w0, [sp, #12]
  403b34:	and	w0, w0, #0x400
  403b38:	cmp	w0, #0x0
  403b3c:	b.eq	403b60 <ferror@plt+0x2560>  // b.none
  403b40:	ldr	w0, [sp, #12]
  403b44:	and	w0, w0, #0x8
  403b48:	cmp	w0, #0x0
  403b4c:	b.eq	403b58 <ferror@plt+0x2558>  // b.none
  403b50:	mov	w0, #0x73                  	// #115
  403b54:	b	403b7c <ferror@plt+0x257c>
  403b58:	mov	w0, #0x53                  	// #83
  403b5c:	b	403b7c <ferror@plt+0x257c>
  403b60:	ldr	w0, [sp, #12]
  403b64:	and	w0, w0, #0x8
  403b68:	cmp	w0, #0x0
  403b6c:	b.eq	403b78 <ferror@plt+0x2578>  // b.none
  403b70:	mov	w0, #0x78                  	// #120
  403b74:	b	403b7c <ferror@plt+0x257c>
  403b78:	mov	w0, #0x2d                  	// #45
  403b7c:	ldrh	w1, [sp, #30]
  403b80:	add	w2, w1, #0x1
  403b84:	strh	w2, [sp, #30]
  403b88:	and	x1, x1, #0xffff
  403b8c:	ldr	x2, [sp]
  403b90:	add	x1, x2, x1
  403b94:	strb	w0, [x1]
  403b98:	ldr	w0, [sp, #12]
  403b9c:	and	w0, w0, #0x4
  403ba0:	cmp	w0, #0x0
  403ba4:	b.eq	403bb0 <ferror@plt+0x25b0>  // b.none
  403ba8:	mov	w0, #0x72                  	// #114
  403bac:	b	403bb4 <ferror@plt+0x25b4>
  403bb0:	mov	w0, #0x2d                  	// #45
  403bb4:	ldrh	w1, [sp, #30]
  403bb8:	add	w2, w1, #0x1
  403bbc:	strh	w2, [sp, #30]
  403bc0:	and	x1, x1, #0xffff
  403bc4:	ldr	x2, [sp]
  403bc8:	add	x1, x2, x1
  403bcc:	strb	w0, [x1]
  403bd0:	ldr	w0, [sp, #12]
  403bd4:	and	w0, w0, #0x2
  403bd8:	cmp	w0, #0x0
  403bdc:	b.eq	403be8 <ferror@plt+0x25e8>  // b.none
  403be0:	mov	w0, #0x77                  	// #119
  403be4:	b	403bec <ferror@plt+0x25ec>
  403be8:	mov	w0, #0x2d                  	// #45
  403bec:	ldrh	w1, [sp, #30]
  403bf0:	add	w2, w1, #0x1
  403bf4:	strh	w2, [sp, #30]
  403bf8:	and	x1, x1, #0xffff
  403bfc:	ldr	x2, [sp]
  403c00:	add	x1, x2, x1
  403c04:	strb	w0, [x1]
  403c08:	ldr	w0, [sp, #12]
  403c0c:	and	w0, w0, #0x200
  403c10:	cmp	w0, #0x0
  403c14:	b.eq	403c38 <ferror@plt+0x2638>  // b.none
  403c18:	ldr	w0, [sp, #12]
  403c1c:	and	w0, w0, #0x1
  403c20:	cmp	w0, #0x0
  403c24:	b.eq	403c30 <ferror@plt+0x2630>  // b.none
  403c28:	mov	w0, #0x74                  	// #116
  403c2c:	b	403c54 <ferror@plt+0x2654>
  403c30:	mov	w0, #0x54                  	// #84
  403c34:	b	403c54 <ferror@plt+0x2654>
  403c38:	ldr	w0, [sp, #12]
  403c3c:	and	w0, w0, #0x1
  403c40:	cmp	w0, #0x0
  403c44:	b.eq	403c50 <ferror@plt+0x2650>  // b.none
  403c48:	mov	w0, #0x78                  	// #120
  403c4c:	b	403c54 <ferror@plt+0x2654>
  403c50:	mov	w0, #0x2d                  	// #45
  403c54:	ldrh	w1, [sp, #30]
  403c58:	add	w2, w1, #0x1
  403c5c:	strh	w2, [sp, #30]
  403c60:	and	x1, x1, #0xffff
  403c64:	ldr	x2, [sp]
  403c68:	add	x1, x2, x1
  403c6c:	strb	w0, [x1]
  403c70:	ldrh	w0, [sp, #30]
  403c74:	ldr	x1, [sp]
  403c78:	add	x0, x1, x0
  403c7c:	strb	wzr, [x0]
  403c80:	ldr	x0, [sp]
  403c84:	add	sp, sp, #0x20
  403c88:	ret
  403c8c:	sub	sp, sp, #0x20
  403c90:	str	x0, [sp, #8]
  403c94:	mov	w0, #0xa                   	// #10
  403c98:	str	w0, [sp, #28]
  403c9c:	b	403cc4 <ferror@plt+0x26c4>
  403ca0:	ldr	w0, [sp, #28]
  403ca4:	mov	x1, #0x1                   	// #1
  403ca8:	lsl	x0, x1, x0
  403cac:	ldr	x1, [sp, #8]
  403cb0:	cmp	x1, x0
  403cb4:	b.cc	403cd4 <ferror@plt+0x26d4>  // b.lo, b.ul, b.last
  403cb8:	ldr	w0, [sp, #28]
  403cbc:	add	w0, w0, #0xa
  403cc0:	str	w0, [sp, #28]
  403cc4:	ldr	w0, [sp, #28]
  403cc8:	cmp	w0, #0x3c
  403ccc:	b.le	403ca0 <ferror@plt+0x26a0>
  403cd0:	b	403cd8 <ferror@plt+0x26d8>
  403cd4:	nop
  403cd8:	ldr	w0, [sp, #28]
  403cdc:	sub	w0, w0, #0xa
  403ce0:	add	sp, sp, #0x20
  403ce4:	ret
  403ce8:	stp	x29, x30, [sp, #-128]!
  403cec:	mov	x29, sp
  403cf0:	str	w0, [sp, #28]
  403cf4:	str	x1, [sp, #16]
  403cf8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403cfc:	add	x0, x0, #0x7d0
  403d00:	str	x0, [sp, #88]
  403d04:	add	x0, sp, #0x20
  403d08:	str	x0, [sp, #104]
  403d0c:	ldr	w0, [sp, #28]
  403d10:	and	w0, w0, #0x2
  403d14:	cmp	w0, #0x0
  403d18:	b.eq	403d30 <ferror@plt+0x2730>  // b.none
  403d1c:	ldr	x0, [sp, #104]
  403d20:	add	x1, x0, #0x1
  403d24:	str	x1, [sp, #104]
  403d28:	mov	w1, #0x20                  	// #32
  403d2c:	strb	w1, [x0]
  403d30:	ldr	x0, [sp, #16]
  403d34:	bl	403c8c <ferror@plt+0x268c>
  403d38:	str	w0, [sp, #84]
  403d3c:	ldr	w0, [sp, #84]
  403d40:	cmp	w0, #0x0
  403d44:	b.eq	403d70 <ferror@plt+0x2770>  // b.none
  403d48:	ldr	w0, [sp, #84]
  403d4c:	mov	w1, #0x6667                	// #26215
  403d50:	movk	w1, #0x6666, lsl #16
  403d54:	smull	x1, w0, w1
  403d58:	lsr	x1, x1, #32
  403d5c:	asr	w1, w1, #2
  403d60:	asr	w0, w0, #31
  403d64:	sub	w0, w1, w0
  403d68:	sxtw	x0, w0
  403d6c:	b	403d74 <ferror@plt+0x2774>
  403d70:	mov	x0, #0x0                   	// #0
  403d74:	ldr	x1, [sp, #88]
  403d78:	add	x0, x1, x0
  403d7c:	ldrb	w0, [x0]
  403d80:	strb	w0, [sp, #83]
  403d84:	ldr	w0, [sp, #84]
  403d88:	cmp	w0, #0x0
  403d8c:	b.eq	403da0 <ferror@plt+0x27a0>  // b.none
  403d90:	ldr	w0, [sp, #84]
  403d94:	ldr	x1, [sp, #16]
  403d98:	lsr	x0, x1, x0
  403d9c:	b	403da4 <ferror@plt+0x27a4>
  403da0:	ldr	x0, [sp, #16]
  403da4:	str	w0, [sp, #124]
  403da8:	ldr	w0, [sp, #84]
  403dac:	cmp	w0, #0x0
  403db0:	b.eq	403dd0 <ferror@plt+0x27d0>  // b.none
  403db4:	ldr	w0, [sp, #84]
  403db8:	mov	x1, #0xffffffffffffffff    	// #-1
  403dbc:	lsl	x0, x1, x0
  403dc0:	mvn	x1, x0
  403dc4:	ldr	x0, [sp, #16]
  403dc8:	and	x0, x1, x0
  403dcc:	b	403dd4 <ferror@plt+0x27d4>
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	str	x0, [sp, #112]
  403dd8:	ldr	x0, [sp, #104]
  403ddc:	add	x1, x0, #0x1
  403de0:	str	x1, [sp, #104]
  403de4:	ldrb	w1, [sp, #83]
  403de8:	strb	w1, [x0]
  403dec:	ldr	w0, [sp, #28]
  403df0:	and	w0, w0, #0x1
  403df4:	cmp	w0, #0x0
  403df8:	b.eq	403e30 <ferror@plt+0x2830>  // b.none
  403dfc:	ldrsb	w0, [sp, #83]
  403e00:	cmp	w0, #0x42
  403e04:	b.eq	403e30 <ferror@plt+0x2830>  // b.none
  403e08:	ldr	x0, [sp, #104]
  403e0c:	add	x1, x0, #0x1
  403e10:	str	x1, [sp, #104]
  403e14:	mov	w1, #0x69                  	// #105
  403e18:	strb	w1, [x0]
  403e1c:	ldr	x0, [sp, #104]
  403e20:	add	x1, x0, #0x1
  403e24:	str	x1, [sp, #104]
  403e28:	mov	w1, #0x42                  	// #66
  403e2c:	strb	w1, [x0]
  403e30:	ldr	x0, [sp, #104]
  403e34:	strb	wzr, [x0]
  403e38:	ldr	x0, [sp, #112]
  403e3c:	cmp	x0, #0x0
  403e40:	b.eq	403f18 <ferror@plt+0x2918>  // b.none
  403e44:	ldr	w0, [sp, #28]
  403e48:	and	w0, w0, #0x4
  403e4c:	cmp	w0, #0x0
  403e50:	b.eq	403ec8 <ferror@plt+0x28c8>  // b.none
  403e54:	ldr	w0, [sp, #84]
  403e58:	sub	w0, w0, #0xa
  403e5c:	ldr	x1, [sp, #112]
  403e60:	lsr	x0, x1, x0
  403e64:	add	x1, x0, #0x5
  403e68:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403e6c:	movk	x0, #0xcccd
  403e70:	umulh	x0, x1, x0
  403e74:	lsr	x0, x0, #3
  403e78:	str	x0, [sp, #112]
  403e7c:	ldr	x2, [sp, #112]
  403e80:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403e84:	movk	x0, #0xcccd
  403e88:	umulh	x0, x2, x0
  403e8c:	lsr	x1, x0, #3
  403e90:	mov	x0, x1
  403e94:	lsl	x0, x0, #2
  403e98:	add	x0, x0, x1
  403e9c:	lsl	x0, x0, #1
  403ea0:	sub	x1, x2, x0
  403ea4:	cmp	x1, #0x0
  403ea8:	b.ne	403f18 <ferror@plt+0x2918>  // b.any
  403eac:	ldr	x1, [sp, #112]
  403eb0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403eb4:	movk	x0, #0xcccd
  403eb8:	umulh	x0, x1, x0
  403ebc:	lsr	x0, x0, #3
  403ec0:	str	x0, [sp, #112]
  403ec4:	b	403f18 <ferror@plt+0x2918>
  403ec8:	ldr	w0, [sp, #84]
  403ecc:	sub	w0, w0, #0xa
  403ed0:	ldr	x1, [sp, #112]
  403ed4:	lsr	x0, x1, x0
  403ed8:	add	x0, x0, #0x32
  403edc:	lsr	x1, x0, #2
  403ee0:	mov	x0, #0xf5c3                	// #62915
  403ee4:	movk	x0, #0x5c28, lsl #16
  403ee8:	movk	x0, #0xc28f, lsl #32
  403eec:	movk	x0, #0x28f5, lsl #48
  403ef0:	umulh	x0, x1, x0
  403ef4:	lsr	x0, x0, #2
  403ef8:	str	x0, [sp, #112]
  403efc:	ldr	x0, [sp, #112]
  403f00:	cmp	x0, #0xa
  403f04:	b.ne	403f18 <ferror@plt+0x2918>  // b.any
  403f08:	ldr	w0, [sp, #124]
  403f0c:	add	w0, w0, #0x1
  403f10:	str	w0, [sp, #124]
  403f14:	str	xzr, [sp, #112]
  403f18:	ldr	x0, [sp, #112]
  403f1c:	cmp	x0, #0x0
  403f20:	b.eq	403fa4 <ferror@plt+0x29a4>  // b.none
  403f24:	bl	4013a0 <localeconv@plt>
  403f28:	str	x0, [sp, #72]
  403f2c:	ldr	x0, [sp, #72]
  403f30:	cmp	x0, #0x0
  403f34:	b.eq	403f44 <ferror@plt+0x2944>  // b.none
  403f38:	ldr	x0, [sp, #72]
  403f3c:	ldr	x0, [x0]
  403f40:	b	403f48 <ferror@plt+0x2948>
  403f44:	mov	x0, #0x0                   	// #0
  403f48:	str	x0, [sp, #96]
  403f4c:	ldr	x0, [sp, #96]
  403f50:	cmp	x0, #0x0
  403f54:	b.eq	403f68 <ferror@plt+0x2968>  // b.none
  403f58:	ldr	x0, [sp, #96]
  403f5c:	ldrsb	w0, [x0]
  403f60:	cmp	w0, #0x0
  403f64:	b.ne	403f74 <ferror@plt+0x2974>  // b.any
  403f68:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403f6c:	add	x0, x0, #0x7d8
  403f70:	str	x0, [sp, #96]
  403f74:	add	x0, sp, #0x20
  403f78:	add	x7, sp, #0x28
  403f7c:	mov	x6, x0
  403f80:	ldr	x5, [sp, #112]
  403f84:	ldr	x4, [sp, #96]
  403f88:	ldr	w3, [sp, #124]
  403f8c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403f90:	add	x2, x0, #0x7e0
  403f94:	mov	x1, #0x20                  	// #32
  403f98:	mov	x0, x7
  403f9c:	bl	401390 <snprintf@plt>
  403fa0:	b	403fc8 <ferror@plt+0x29c8>
  403fa4:	add	x0, sp, #0x20
  403fa8:	add	x5, sp, #0x28
  403fac:	mov	x4, x0
  403fb0:	ldr	w3, [sp, #124]
  403fb4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  403fb8:	add	x2, x0, #0x7f0
  403fbc:	mov	x1, #0x20                  	// #32
  403fc0:	mov	x0, x5
  403fc4:	bl	401390 <snprintf@plt>
  403fc8:	add	x0, sp, #0x28
  403fcc:	bl	401430 <strdup@plt>
  403fd0:	ldp	x29, x30, [sp], #128
  403fd4:	ret
  403fd8:	stp	x29, x30, [sp, #-96]!
  403fdc:	mov	x29, sp
  403fe0:	str	x0, [sp, #40]
  403fe4:	str	x1, [sp, #32]
  403fe8:	str	x2, [sp, #24]
  403fec:	str	x3, [sp, #16]
  403ff0:	str	xzr, [sp, #88]
  403ff4:	str	xzr, [sp, #72]
  403ff8:	ldr	x0, [sp, #40]
  403ffc:	cmp	x0, #0x0
  404000:	b.eq	404038 <ferror@plt+0x2a38>  // b.none
  404004:	ldr	x0, [sp, #40]
  404008:	ldrsb	w0, [x0]
  40400c:	cmp	w0, #0x0
  404010:	b.eq	404038 <ferror@plt+0x2a38>  // b.none
  404014:	ldr	x0, [sp, #32]
  404018:	cmp	x0, #0x0
  40401c:	b.eq	404038 <ferror@plt+0x2a38>  // b.none
  404020:	ldr	x0, [sp, #24]
  404024:	cmp	x0, #0x0
  404028:	b.eq	404038 <ferror@plt+0x2a38>  // b.none
  40402c:	ldr	x0, [sp, #16]
  404030:	cmp	x0, #0x0
  404034:	b.ne	404040 <ferror@plt+0x2a40>  // b.any
  404038:	mov	w0, #0xffffffff            	// #-1
  40403c:	b	404194 <ferror@plt+0x2b94>
  404040:	ldr	x0, [sp, #40]
  404044:	str	x0, [sp, #80]
  404048:	b	40416c <ferror@plt+0x2b6c>
  40404c:	str	xzr, [sp, #64]
  404050:	ldr	x1, [sp, #72]
  404054:	ldr	x0, [sp, #24]
  404058:	cmp	x1, x0
  40405c:	b.cc	404068 <ferror@plt+0x2a68>  // b.lo, b.ul, b.last
  404060:	mov	w0, #0xfffffffe            	// #-2
  404064:	b	404194 <ferror@plt+0x2b94>
  404068:	ldr	x0, [sp, #88]
  40406c:	cmp	x0, #0x0
  404070:	b.ne	40407c <ferror@plt+0x2a7c>  // b.any
  404074:	ldr	x0, [sp, #80]
  404078:	str	x0, [sp, #88]
  40407c:	ldr	x0, [sp, #80]
  404080:	ldrsb	w0, [x0]
  404084:	cmp	w0, #0x2c
  404088:	b.ne	404094 <ferror@plt+0x2a94>  // b.any
  40408c:	ldr	x0, [sp, #80]
  404090:	str	x0, [sp, #64]
  404094:	ldr	x0, [sp, #80]
  404098:	add	x0, x0, #0x1
  40409c:	ldrsb	w0, [x0]
  4040a0:	cmp	w0, #0x0
  4040a4:	b.ne	4040b4 <ferror@plt+0x2ab4>  // b.any
  4040a8:	ldr	x0, [sp, #80]
  4040ac:	add	x0, x0, #0x1
  4040b0:	str	x0, [sp, #64]
  4040b4:	ldr	x0, [sp, #88]
  4040b8:	cmp	x0, #0x0
  4040bc:	b.eq	40415c <ferror@plt+0x2b5c>  // b.none
  4040c0:	ldr	x0, [sp, #64]
  4040c4:	cmp	x0, #0x0
  4040c8:	b.eq	40415c <ferror@plt+0x2b5c>  // b.none
  4040cc:	ldr	x1, [sp, #64]
  4040d0:	ldr	x0, [sp, #88]
  4040d4:	cmp	x1, x0
  4040d8:	b.hi	4040e4 <ferror@plt+0x2ae4>  // b.pmore
  4040dc:	mov	w0, #0xffffffff            	// #-1
  4040e0:	b	404194 <ferror@plt+0x2b94>
  4040e4:	ldr	x1, [sp, #64]
  4040e8:	ldr	x0, [sp, #88]
  4040ec:	sub	x0, x1, x0
  4040f0:	ldr	x2, [sp, #16]
  4040f4:	mov	x1, x0
  4040f8:	ldr	x0, [sp, #88]
  4040fc:	blr	x2
  404100:	str	w0, [sp, #60]
  404104:	ldr	w0, [sp, #60]
  404108:	cmn	w0, #0x1
  40410c:	b.ne	404118 <ferror@plt+0x2b18>  // b.any
  404110:	mov	w0, #0xffffffff            	// #-1
  404114:	b	404194 <ferror@plt+0x2b94>
  404118:	ldr	x0, [sp, #72]
  40411c:	add	x1, x0, #0x1
  404120:	str	x1, [sp, #72]
  404124:	lsl	x0, x0, #2
  404128:	ldr	x1, [sp, #32]
  40412c:	add	x0, x1, x0
  404130:	ldr	w1, [sp, #60]
  404134:	str	w1, [x0]
  404138:	str	xzr, [sp, #88]
  40413c:	ldr	x0, [sp, #64]
  404140:	cmp	x0, #0x0
  404144:	b.eq	404160 <ferror@plt+0x2b60>  // b.none
  404148:	ldr	x0, [sp, #64]
  40414c:	ldrsb	w0, [x0]
  404150:	cmp	w0, #0x0
  404154:	b.eq	40418c <ferror@plt+0x2b8c>  // b.none
  404158:	b	404160 <ferror@plt+0x2b60>
  40415c:	nop
  404160:	ldr	x0, [sp, #80]
  404164:	add	x0, x0, #0x1
  404168:	str	x0, [sp, #80]
  40416c:	ldr	x0, [sp, #80]
  404170:	cmp	x0, #0x0
  404174:	b.eq	404190 <ferror@plt+0x2b90>  // b.none
  404178:	ldr	x0, [sp, #80]
  40417c:	ldrsb	w0, [x0]
  404180:	cmp	w0, #0x0
  404184:	b.ne	40404c <ferror@plt+0x2a4c>  // b.any
  404188:	b	404190 <ferror@plt+0x2b90>
  40418c:	nop
  404190:	ldr	x0, [sp, #72]
  404194:	ldp	x29, x30, [sp], #96
  404198:	ret
  40419c:	stp	x29, x30, [sp, #-80]!
  4041a0:	mov	x29, sp
  4041a4:	str	x0, [sp, #56]
  4041a8:	str	x1, [sp, #48]
  4041ac:	str	x2, [sp, #40]
  4041b0:	str	x3, [sp, #32]
  4041b4:	str	x4, [sp, #24]
  4041b8:	ldr	x0, [sp, #56]
  4041bc:	cmp	x0, #0x0
  4041c0:	b.eq	4041f4 <ferror@plt+0x2bf4>  // b.none
  4041c4:	ldr	x0, [sp, #56]
  4041c8:	ldrsb	w0, [x0]
  4041cc:	cmp	w0, #0x0
  4041d0:	b.eq	4041f4 <ferror@plt+0x2bf4>  // b.none
  4041d4:	ldr	x0, [sp, #32]
  4041d8:	cmp	x0, #0x0
  4041dc:	b.eq	4041f4 <ferror@plt+0x2bf4>  // b.none
  4041e0:	ldr	x0, [sp, #32]
  4041e4:	ldr	x0, [x0]
  4041e8:	ldr	x1, [sp, #40]
  4041ec:	cmp	x1, x0
  4041f0:	b.cs	4041fc <ferror@plt+0x2bfc>  // b.hs, b.nlast
  4041f4:	mov	w0, #0xffffffff            	// #-1
  4041f8:	b	404290 <ferror@plt+0x2c90>
  4041fc:	ldr	x0, [sp, #56]
  404200:	ldrsb	w0, [x0]
  404204:	cmp	w0, #0x2b
  404208:	b.ne	40421c <ferror@plt+0x2c1c>  // b.any
  40420c:	ldr	x0, [sp, #56]
  404210:	add	x0, x0, #0x1
  404214:	str	x0, [sp, #72]
  404218:	b	40422c <ferror@plt+0x2c2c>
  40421c:	ldr	x0, [sp, #56]
  404220:	str	x0, [sp, #72]
  404224:	ldr	x0, [sp, #32]
  404228:	str	xzr, [x0]
  40422c:	ldr	x0, [sp, #32]
  404230:	ldr	x0, [x0]
  404234:	lsl	x0, x0, #2
  404238:	ldr	x1, [sp, #48]
  40423c:	add	x4, x1, x0
  404240:	ldr	x0, [sp, #32]
  404244:	ldr	x0, [x0]
  404248:	ldr	x1, [sp, #40]
  40424c:	sub	x0, x1, x0
  404250:	ldr	x3, [sp, #24]
  404254:	mov	x2, x0
  404258:	mov	x1, x4
  40425c:	ldr	x0, [sp, #72]
  404260:	bl	403fd8 <ferror@plt+0x29d8>
  404264:	str	w0, [sp, #68]
  404268:	ldr	w0, [sp, #68]
  40426c:	cmp	w0, #0x0
  404270:	b.le	40428c <ferror@plt+0x2c8c>
  404274:	ldr	x0, [sp, #32]
  404278:	ldr	x1, [x0]
  40427c:	ldrsw	x0, [sp, #68]
  404280:	add	x1, x1, x0
  404284:	ldr	x0, [sp, #32]
  404288:	str	x1, [x0]
  40428c:	ldr	w0, [sp, #68]
  404290:	ldp	x29, x30, [sp], #80
  404294:	ret
  404298:	stp	x29, x30, [sp, #-80]!
  40429c:	mov	x29, sp
  4042a0:	str	x0, [sp, #40]
  4042a4:	str	x1, [sp, #32]
  4042a8:	str	x2, [sp, #24]
  4042ac:	str	xzr, [sp, #72]
  4042b0:	ldr	x0, [sp, #40]
  4042b4:	cmp	x0, #0x0
  4042b8:	b.eq	4042d4 <ferror@plt+0x2cd4>  // b.none
  4042bc:	ldr	x0, [sp, #24]
  4042c0:	cmp	x0, #0x0
  4042c4:	b.eq	4042d4 <ferror@plt+0x2cd4>  // b.none
  4042c8:	ldr	x0, [sp, #32]
  4042cc:	cmp	x0, #0x0
  4042d0:	b.ne	4042dc <ferror@plt+0x2cdc>  // b.any
  4042d4:	mov	w0, #0xffffffea            	// #-22
  4042d8:	b	404458 <ferror@plt+0x2e58>
  4042dc:	ldr	x0, [sp, #40]
  4042e0:	str	x0, [sp, #64]
  4042e4:	b	404430 <ferror@plt+0x2e30>
  4042e8:	str	xzr, [sp, #56]
  4042ec:	ldr	x0, [sp, #72]
  4042f0:	cmp	x0, #0x0
  4042f4:	b.ne	404300 <ferror@plt+0x2d00>  // b.any
  4042f8:	ldr	x0, [sp, #64]
  4042fc:	str	x0, [sp, #72]
  404300:	ldr	x0, [sp, #64]
  404304:	ldrsb	w0, [x0]
  404308:	cmp	w0, #0x2c
  40430c:	b.ne	404318 <ferror@plt+0x2d18>  // b.any
  404310:	ldr	x0, [sp, #64]
  404314:	str	x0, [sp, #56]
  404318:	ldr	x0, [sp, #64]
  40431c:	add	x0, x0, #0x1
  404320:	ldrsb	w0, [x0]
  404324:	cmp	w0, #0x0
  404328:	b.ne	404338 <ferror@plt+0x2d38>  // b.any
  40432c:	ldr	x0, [sp, #64]
  404330:	add	x0, x0, #0x1
  404334:	str	x0, [sp, #56]
  404338:	ldr	x0, [sp, #72]
  40433c:	cmp	x0, #0x0
  404340:	b.eq	404420 <ferror@plt+0x2e20>  // b.none
  404344:	ldr	x0, [sp, #56]
  404348:	cmp	x0, #0x0
  40434c:	b.eq	404420 <ferror@plt+0x2e20>  // b.none
  404350:	ldr	x1, [sp, #56]
  404354:	ldr	x0, [sp, #72]
  404358:	cmp	x1, x0
  40435c:	b.hi	404368 <ferror@plt+0x2d68>  // b.pmore
  404360:	mov	w0, #0xffffffff            	// #-1
  404364:	b	404458 <ferror@plt+0x2e58>
  404368:	ldr	x1, [sp, #56]
  40436c:	ldr	x0, [sp, #72]
  404370:	sub	x0, x1, x0
  404374:	ldr	x2, [sp, #24]
  404378:	mov	x1, x0
  40437c:	ldr	x0, [sp, #72]
  404380:	blr	x2
  404384:	str	w0, [sp, #52]
  404388:	ldr	w0, [sp, #52]
  40438c:	cmp	w0, #0x0
  404390:	b.ge	40439c <ferror@plt+0x2d9c>  // b.tcont
  404394:	ldr	w0, [sp, #52]
  404398:	b	404458 <ferror@plt+0x2e58>
  40439c:	ldr	w0, [sp, #52]
  4043a0:	add	w1, w0, #0x7
  4043a4:	cmp	w0, #0x0
  4043a8:	csel	w0, w1, w0, lt  // lt = tstop
  4043ac:	asr	w0, w0, #3
  4043b0:	mov	w3, w0
  4043b4:	sxtw	x0, w3
  4043b8:	ldr	x1, [sp, #32]
  4043bc:	add	x0, x1, x0
  4043c0:	ldrsb	w2, [x0]
  4043c4:	ldr	w0, [sp, #52]
  4043c8:	negs	w1, w0
  4043cc:	and	w0, w0, #0x7
  4043d0:	and	w1, w1, #0x7
  4043d4:	csneg	w0, w0, w1, mi  // mi = first
  4043d8:	mov	w1, #0x1                   	// #1
  4043dc:	lsl	w0, w1, w0
  4043e0:	sxtb	w1, w0
  4043e4:	sxtw	x0, w3
  4043e8:	ldr	x3, [sp, #32]
  4043ec:	add	x0, x3, x0
  4043f0:	orr	w1, w2, w1
  4043f4:	sxtb	w1, w1
  4043f8:	strb	w1, [x0]
  4043fc:	str	xzr, [sp, #72]
  404400:	ldr	x0, [sp, #56]
  404404:	cmp	x0, #0x0
  404408:	b.eq	404424 <ferror@plt+0x2e24>  // b.none
  40440c:	ldr	x0, [sp, #56]
  404410:	ldrsb	w0, [x0]
  404414:	cmp	w0, #0x0
  404418:	b.eq	404450 <ferror@plt+0x2e50>  // b.none
  40441c:	b	404424 <ferror@plt+0x2e24>
  404420:	nop
  404424:	ldr	x0, [sp, #64]
  404428:	add	x0, x0, #0x1
  40442c:	str	x0, [sp, #64]
  404430:	ldr	x0, [sp, #64]
  404434:	cmp	x0, #0x0
  404438:	b.eq	404454 <ferror@plt+0x2e54>  // b.none
  40443c:	ldr	x0, [sp, #64]
  404440:	ldrsb	w0, [x0]
  404444:	cmp	w0, #0x0
  404448:	b.ne	4042e8 <ferror@plt+0x2ce8>  // b.any
  40444c:	b	404454 <ferror@plt+0x2e54>
  404450:	nop
  404454:	mov	w0, #0x0                   	// #0
  404458:	ldp	x29, x30, [sp], #80
  40445c:	ret
  404460:	stp	x29, x30, [sp, #-80]!
  404464:	mov	x29, sp
  404468:	str	x0, [sp, #40]
  40446c:	str	x1, [sp, #32]
  404470:	str	x2, [sp, #24]
  404474:	str	xzr, [sp, #72]
  404478:	ldr	x0, [sp, #40]
  40447c:	cmp	x0, #0x0
  404480:	b.eq	40449c <ferror@plt+0x2e9c>  // b.none
  404484:	ldr	x0, [sp, #24]
  404488:	cmp	x0, #0x0
  40448c:	b.eq	40449c <ferror@plt+0x2e9c>  // b.none
  404490:	ldr	x0, [sp, #32]
  404494:	cmp	x0, #0x0
  404498:	b.ne	4044a4 <ferror@plt+0x2ea4>  // b.any
  40449c:	mov	w0, #0xffffffea            	// #-22
  4044a0:	b	4045d8 <ferror@plt+0x2fd8>
  4044a4:	ldr	x0, [sp, #40]
  4044a8:	str	x0, [sp, #64]
  4044ac:	b	4045b0 <ferror@plt+0x2fb0>
  4044b0:	str	xzr, [sp, #56]
  4044b4:	ldr	x0, [sp, #72]
  4044b8:	cmp	x0, #0x0
  4044bc:	b.ne	4044c8 <ferror@plt+0x2ec8>  // b.any
  4044c0:	ldr	x0, [sp, #64]
  4044c4:	str	x0, [sp, #72]
  4044c8:	ldr	x0, [sp, #64]
  4044cc:	ldrsb	w0, [x0]
  4044d0:	cmp	w0, #0x2c
  4044d4:	b.ne	4044e0 <ferror@plt+0x2ee0>  // b.any
  4044d8:	ldr	x0, [sp, #64]
  4044dc:	str	x0, [sp, #56]
  4044e0:	ldr	x0, [sp, #64]
  4044e4:	add	x0, x0, #0x1
  4044e8:	ldrsb	w0, [x0]
  4044ec:	cmp	w0, #0x0
  4044f0:	b.ne	404500 <ferror@plt+0x2f00>  // b.any
  4044f4:	ldr	x0, [sp, #64]
  4044f8:	add	x0, x0, #0x1
  4044fc:	str	x0, [sp, #56]
  404500:	ldr	x0, [sp, #72]
  404504:	cmp	x0, #0x0
  404508:	b.eq	4045a0 <ferror@plt+0x2fa0>  // b.none
  40450c:	ldr	x0, [sp, #56]
  404510:	cmp	x0, #0x0
  404514:	b.eq	4045a0 <ferror@plt+0x2fa0>  // b.none
  404518:	ldr	x1, [sp, #56]
  40451c:	ldr	x0, [sp, #72]
  404520:	cmp	x1, x0
  404524:	b.hi	404530 <ferror@plt+0x2f30>  // b.pmore
  404528:	mov	w0, #0xffffffff            	// #-1
  40452c:	b	4045d8 <ferror@plt+0x2fd8>
  404530:	ldr	x1, [sp, #56]
  404534:	ldr	x0, [sp, #72]
  404538:	sub	x0, x1, x0
  40453c:	ldr	x2, [sp, #24]
  404540:	mov	x1, x0
  404544:	ldr	x0, [sp, #72]
  404548:	blr	x2
  40454c:	str	x0, [sp, #48]
  404550:	ldr	x0, [sp, #48]
  404554:	cmp	x0, #0x0
  404558:	b.ge	404564 <ferror@plt+0x2f64>  // b.tcont
  40455c:	ldr	x0, [sp, #48]
  404560:	b	4045d8 <ferror@plt+0x2fd8>
  404564:	ldr	x0, [sp, #32]
  404568:	ldr	x1, [x0]
  40456c:	ldr	x0, [sp, #48]
  404570:	orr	x1, x1, x0
  404574:	ldr	x0, [sp, #32]
  404578:	str	x1, [x0]
  40457c:	str	xzr, [sp, #72]
  404580:	ldr	x0, [sp, #56]
  404584:	cmp	x0, #0x0
  404588:	b.eq	4045a4 <ferror@plt+0x2fa4>  // b.none
  40458c:	ldr	x0, [sp, #56]
  404590:	ldrsb	w0, [x0]
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045d0 <ferror@plt+0x2fd0>  // b.none
  40459c:	b	4045a4 <ferror@plt+0x2fa4>
  4045a0:	nop
  4045a4:	ldr	x0, [sp, #64]
  4045a8:	add	x0, x0, #0x1
  4045ac:	str	x0, [sp, #64]
  4045b0:	ldr	x0, [sp, #64]
  4045b4:	cmp	x0, #0x0
  4045b8:	b.eq	4045d4 <ferror@plt+0x2fd4>  // b.none
  4045bc:	ldr	x0, [sp, #64]
  4045c0:	ldrsb	w0, [x0]
  4045c4:	cmp	w0, #0x0
  4045c8:	b.ne	4044b0 <ferror@plt+0x2eb0>  // b.any
  4045cc:	b	4045d4 <ferror@plt+0x2fd4>
  4045d0:	nop
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	ldp	x29, x30, [sp], #80
  4045dc:	ret
  4045e0:	stp	x29, x30, [sp, #-64]!
  4045e4:	mov	x29, sp
  4045e8:	str	x0, [sp, #40]
  4045ec:	str	x1, [sp, #32]
  4045f0:	str	x2, [sp, #24]
  4045f4:	str	w3, [sp, #20]
  4045f8:	str	xzr, [sp, #56]
  4045fc:	ldr	x0, [sp, #40]
  404600:	cmp	x0, #0x0
  404604:	b.ne	404610 <ferror@plt+0x3010>  // b.any
  404608:	mov	w0, #0x0                   	// #0
  40460c:	b	4047ec <ferror@plt+0x31ec>
  404610:	ldr	x0, [sp, #32]
  404614:	ldr	w1, [sp, #20]
  404618:	str	w1, [x0]
  40461c:	ldr	x0, [sp, #32]
  404620:	ldr	w1, [x0]
  404624:	ldr	x0, [sp, #24]
  404628:	str	w1, [x0]
  40462c:	bl	4015a0 <__errno_location@plt>
  404630:	str	wzr, [x0]
  404634:	ldr	x0, [sp, #40]
  404638:	ldrsb	w0, [x0]
  40463c:	cmp	w0, #0x3a
  404640:	b.ne	4046b4 <ferror@plt+0x30b4>  // b.any
  404644:	ldr	x0, [sp, #40]
  404648:	add	x0, x0, #0x1
  40464c:	str	x0, [sp, #40]
  404650:	add	x0, sp, #0x38
  404654:	mov	w2, #0xa                   	// #10
  404658:	mov	x1, x0
  40465c:	ldr	x0, [sp, #40]
  404660:	bl	4014d0 <strtol@plt>
  404664:	mov	w1, w0
  404668:	ldr	x0, [sp, #24]
  40466c:	str	w1, [x0]
  404670:	bl	4015a0 <__errno_location@plt>
  404674:	ldr	w0, [x0]
  404678:	cmp	w0, #0x0
  40467c:	b.ne	4046ac <ferror@plt+0x30ac>  // b.any
  404680:	ldr	x0, [sp, #56]
  404684:	cmp	x0, #0x0
  404688:	b.eq	4046ac <ferror@plt+0x30ac>  // b.none
  40468c:	ldr	x0, [sp, #56]
  404690:	ldrsb	w0, [x0]
  404694:	cmp	w0, #0x0
  404698:	b.ne	4046ac <ferror@plt+0x30ac>  // b.any
  40469c:	ldr	x0, [sp, #56]
  4046a0:	ldr	x1, [sp, #40]
  4046a4:	cmp	x1, x0
  4046a8:	b.ne	4047e8 <ferror@plt+0x31e8>  // b.any
  4046ac:	mov	w0, #0xffffffff            	// #-1
  4046b0:	b	4047ec <ferror@plt+0x31ec>
  4046b4:	add	x0, sp, #0x38
  4046b8:	mov	w2, #0xa                   	// #10
  4046bc:	mov	x1, x0
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	bl	4014d0 <strtol@plt>
  4046c8:	mov	w1, w0
  4046cc:	ldr	x0, [sp, #32]
  4046d0:	str	w1, [x0]
  4046d4:	ldr	x0, [sp, #32]
  4046d8:	ldr	w1, [x0]
  4046dc:	ldr	x0, [sp, #24]
  4046e0:	str	w1, [x0]
  4046e4:	bl	4015a0 <__errno_location@plt>
  4046e8:	ldr	w0, [x0]
  4046ec:	cmp	w0, #0x0
  4046f0:	b.ne	404710 <ferror@plt+0x3110>  // b.any
  4046f4:	ldr	x0, [sp, #56]
  4046f8:	cmp	x0, #0x0
  4046fc:	b.eq	404710 <ferror@plt+0x3110>  // b.none
  404700:	ldr	x0, [sp, #56]
  404704:	ldr	x1, [sp, #40]
  404708:	cmp	x1, x0
  40470c:	b.ne	404718 <ferror@plt+0x3118>  // b.any
  404710:	mov	w0, #0xffffffff            	// #-1
  404714:	b	4047ec <ferror@plt+0x31ec>
  404718:	ldr	x0, [sp, #56]
  40471c:	ldrsb	w0, [x0]
  404720:	cmp	w0, #0x3a
  404724:	b.ne	40474c <ferror@plt+0x314c>  // b.any
  404728:	ldr	x0, [sp, #56]
  40472c:	add	x0, x0, #0x1
  404730:	ldrsb	w0, [x0]
  404734:	cmp	w0, #0x0
  404738:	b.ne	40474c <ferror@plt+0x314c>  // b.any
  40473c:	ldr	x0, [sp, #24]
  404740:	ldr	w1, [sp, #20]
  404744:	str	w1, [x0]
  404748:	b	4047e8 <ferror@plt+0x31e8>
  40474c:	ldr	x0, [sp, #56]
  404750:	ldrsb	w0, [x0]
  404754:	cmp	w0, #0x2d
  404758:	b.eq	40476c <ferror@plt+0x316c>  // b.none
  40475c:	ldr	x0, [sp, #56]
  404760:	ldrsb	w0, [x0]
  404764:	cmp	w0, #0x3a
  404768:	b.ne	4047e8 <ferror@plt+0x31e8>  // b.any
  40476c:	ldr	x0, [sp, #56]
  404770:	add	x0, x0, #0x1
  404774:	str	x0, [sp, #40]
  404778:	str	xzr, [sp, #56]
  40477c:	bl	4015a0 <__errno_location@plt>
  404780:	str	wzr, [x0]
  404784:	add	x0, sp, #0x38
  404788:	mov	w2, #0xa                   	// #10
  40478c:	mov	x1, x0
  404790:	ldr	x0, [sp, #40]
  404794:	bl	4014d0 <strtol@plt>
  404798:	mov	w1, w0
  40479c:	ldr	x0, [sp, #24]
  4047a0:	str	w1, [x0]
  4047a4:	bl	4015a0 <__errno_location@plt>
  4047a8:	ldr	w0, [x0]
  4047ac:	cmp	w0, #0x0
  4047b0:	b.ne	4047e0 <ferror@plt+0x31e0>  // b.any
  4047b4:	ldr	x0, [sp, #56]
  4047b8:	cmp	x0, #0x0
  4047bc:	b.eq	4047e0 <ferror@plt+0x31e0>  // b.none
  4047c0:	ldr	x0, [sp, #56]
  4047c4:	ldrsb	w0, [x0]
  4047c8:	cmp	w0, #0x0
  4047cc:	b.ne	4047e0 <ferror@plt+0x31e0>  // b.any
  4047d0:	ldr	x0, [sp, #56]
  4047d4:	ldr	x1, [sp, #40]
  4047d8:	cmp	x1, x0
  4047dc:	b.ne	4047e8 <ferror@plt+0x31e8>  // b.any
  4047e0:	mov	w0, #0xffffffff            	// #-1
  4047e4:	b	4047ec <ferror@plt+0x31ec>
  4047e8:	mov	w0, #0x0                   	// #0
  4047ec:	ldp	x29, x30, [sp], #64
  4047f0:	ret
  4047f4:	sub	sp, sp, #0x20
  4047f8:	str	x0, [sp, #8]
  4047fc:	str	x1, [sp]
  404800:	ldr	x0, [sp, #8]
  404804:	str	x0, [sp, #24]
  404808:	ldr	x0, [sp]
  40480c:	str	xzr, [x0]
  404810:	b	404820 <ferror@plt+0x3220>
  404814:	ldr	x0, [sp, #24]
  404818:	add	x0, x0, #0x1
  40481c:	str	x0, [sp, #24]
  404820:	ldr	x0, [sp, #24]
  404824:	cmp	x0, #0x0
  404828:	b.eq	404850 <ferror@plt+0x3250>  // b.none
  40482c:	ldr	x0, [sp, #24]
  404830:	ldrsb	w0, [x0]
  404834:	cmp	w0, #0x2f
  404838:	b.ne	404850 <ferror@plt+0x3250>  // b.any
  40483c:	ldr	x0, [sp, #24]
  404840:	add	x0, x0, #0x1
  404844:	ldrsb	w0, [x0]
  404848:	cmp	w0, #0x2f
  40484c:	b.eq	404814 <ferror@plt+0x3214>  // b.none
  404850:	ldr	x0, [sp, #24]
  404854:	cmp	x0, #0x0
  404858:	b.eq	40486c <ferror@plt+0x326c>  // b.none
  40485c:	ldr	x0, [sp, #24]
  404860:	ldrsb	w0, [x0]
  404864:	cmp	w0, #0x0
  404868:	b.ne	404874 <ferror@plt+0x3274>  // b.any
  40486c:	mov	x0, #0x0                   	// #0
  404870:	b	4048d4 <ferror@plt+0x32d4>
  404874:	ldr	x0, [sp]
  404878:	mov	x1, #0x1                   	// #1
  40487c:	str	x1, [x0]
  404880:	ldr	x0, [sp, #24]
  404884:	add	x0, x0, #0x1
  404888:	str	x0, [sp, #16]
  40488c:	b	4048b0 <ferror@plt+0x32b0>
  404890:	ldr	x0, [sp]
  404894:	ldr	x0, [x0]
  404898:	add	x1, x0, #0x1
  40489c:	ldr	x0, [sp]
  4048a0:	str	x1, [x0]
  4048a4:	ldr	x0, [sp, #16]
  4048a8:	add	x0, x0, #0x1
  4048ac:	str	x0, [sp, #16]
  4048b0:	ldr	x0, [sp, #16]
  4048b4:	ldrsb	w0, [x0]
  4048b8:	cmp	w0, #0x0
  4048bc:	b.eq	4048d0 <ferror@plt+0x32d0>  // b.none
  4048c0:	ldr	x0, [sp, #16]
  4048c4:	ldrsb	w0, [x0]
  4048c8:	cmp	w0, #0x2f
  4048cc:	b.ne	404890 <ferror@plt+0x3290>  // b.any
  4048d0:	ldr	x0, [sp, #24]
  4048d4:	add	sp, sp, #0x20
  4048d8:	ret
  4048dc:	stp	x29, x30, [sp, #-64]!
  4048e0:	mov	x29, sp
  4048e4:	str	x0, [sp, #24]
  4048e8:	str	x1, [sp, #16]
  4048ec:	b	4049ec <ferror@plt+0x33ec>
  4048f0:	add	x0, sp, #0x28
  4048f4:	mov	x1, x0
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	bl	4047f4 <ferror@plt+0x31f4>
  404900:	str	x0, [sp, #56]
  404904:	add	x0, sp, #0x20
  404908:	mov	x1, x0
  40490c:	ldr	x0, [sp, #16]
  404910:	bl	4047f4 <ferror@plt+0x31f4>
  404914:	str	x0, [sp, #48]
  404918:	ldr	x1, [sp, #40]
  40491c:	ldr	x0, [sp, #32]
  404920:	add	x0, x1, x0
  404924:	cmp	x0, #0x0
  404928:	b.ne	404934 <ferror@plt+0x3334>  // b.any
  40492c:	mov	w0, #0x1                   	// #1
  404930:	b	404a08 <ferror@plt+0x3408>
  404934:	ldr	x1, [sp, #40]
  404938:	ldr	x0, [sp, #32]
  40493c:	add	x0, x1, x0
  404940:	cmp	x0, #0x1
  404944:	b.ne	404988 <ferror@plt+0x3388>  // b.any
  404948:	ldr	x0, [sp, #56]
  40494c:	cmp	x0, #0x0
  404950:	b.eq	404964 <ferror@plt+0x3364>  // b.none
  404954:	ldr	x0, [sp, #56]
  404958:	ldrsb	w0, [x0]
  40495c:	cmp	w0, #0x2f
  404960:	b.eq	404980 <ferror@plt+0x3380>  // b.none
  404964:	ldr	x0, [sp, #48]
  404968:	cmp	x0, #0x0
  40496c:	b.eq	404988 <ferror@plt+0x3388>  // b.none
  404970:	ldr	x0, [sp, #48]
  404974:	ldrsb	w0, [x0]
  404978:	cmp	w0, #0x2f
  40497c:	b.ne	404988 <ferror@plt+0x3388>  // b.any
  404980:	mov	w0, #0x1                   	// #1
  404984:	b	404a08 <ferror@plt+0x3408>
  404988:	ldr	x0, [sp, #56]
  40498c:	cmp	x0, #0x0
  404990:	b.eq	404a04 <ferror@plt+0x3404>  // b.none
  404994:	ldr	x0, [sp, #48]
  404998:	cmp	x0, #0x0
  40499c:	b.eq	404a04 <ferror@plt+0x3404>  // b.none
  4049a0:	ldr	x1, [sp, #40]
  4049a4:	ldr	x0, [sp, #32]
  4049a8:	cmp	x1, x0
  4049ac:	b.ne	404a04 <ferror@plt+0x3404>  // b.any
  4049b0:	ldr	x0, [sp, #40]
  4049b4:	mov	x2, x0
  4049b8:	ldr	x1, [sp, #48]
  4049bc:	ldr	x0, [sp, #56]
  4049c0:	bl	4013e0 <strncmp@plt>
  4049c4:	cmp	w0, #0x0
  4049c8:	b.ne	404a04 <ferror@plt+0x3404>  // b.any
  4049cc:	ldr	x0, [sp, #40]
  4049d0:	ldr	x1, [sp, #56]
  4049d4:	add	x0, x1, x0
  4049d8:	str	x0, [sp, #24]
  4049dc:	ldr	x0, [sp, #32]
  4049e0:	ldr	x1, [sp, #48]
  4049e4:	add	x0, x1, x0
  4049e8:	str	x0, [sp, #16]
  4049ec:	ldr	x0, [sp, #24]
  4049f0:	cmp	x0, #0x0
  4049f4:	b.eq	404a04 <ferror@plt+0x3404>  // b.none
  4049f8:	ldr	x0, [sp, #16]
  4049fc:	cmp	x0, #0x0
  404a00:	b.ne	4048f0 <ferror@plt+0x32f0>  // b.any
  404a04:	mov	w0, #0x0                   	// #0
  404a08:	ldp	x29, x30, [sp], #64
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-64]!
  404a14:	mov	x29, sp
  404a18:	str	x0, [sp, #40]
  404a1c:	str	x1, [sp, #32]
  404a20:	str	x2, [sp, #24]
  404a24:	ldr	x0, [sp, #40]
  404a28:	cmp	x0, #0x0
  404a2c:	b.ne	404a4c <ferror@plt+0x344c>  // b.any
  404a30:	ldr	x0, [sp, #32]
  404a34:	cmp	x0, #0x0
  404a38:	b.ne	404a4c <ferror@plt+0x344c>  // b.any
  404a3c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404a40:	add	x0, x0, #0x7f8
  404a44:	bl	401430 <strdup@plt>
  404a48:	b	404b70 <ferror@plt+0x3570>
  404a4c:	ldr	x0, [sp, #40]
  404a50:	cmp	x0, #0x0
  404a54:	b.ne	404a68 <ferror@plt+0x3468>  // b.any
  404a58:	ldr	x1, [sp, #24]
  404a5c:	ldr	x0, [sp, #32]
  404a60:	bl	401500 <strndup@plt>
  404a64:	b	404b70 <ferror@plt+0x3570>
  404a68:	ldr	x0, [sp, #32]
  404a6c:	cmp	x0, #0x0
  404a70:	b.ne	404a80 <ferror@plt+0x3480>  // b.any
  404a74:	ldr	x0, [sp, #40]
  404a78:	bl	401430 <strdup@plt>
  404a7c:	b	404b70 <ferror@plt+0x3570>
  404a80:	ldr	x0, [sp, #40]
  404a84:	cmp	x0, #0x0
  404a88:	b.ne	404aac <ferror@plt+0x34ac>  // b.any
  404a8c:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404a90:	add	x3, x0, #0x858
  404a94:	mov	w2, #0x383                 	// #899
  404a98:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404a9c:	add	x1, x0, #0x800
  404aa0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404aa4:	add	x0, x0, #0x810
  404aa8:	bl	401590 <__assert_fail@plt>
  404aac:	ldr	x0, [sp, #32]
  404ab0:	cmp	x0, #0x0
  404ab4:	b.ne	404ad8 <ferror@plt+0x34d8>  // b.any
  404ab8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404abc:	add	x3, x0, #0x858
  404ac0:	mov	w2, #0x384                 	// #900
  404ac4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404ac8:	add	x1, x0, #0x800
  404acc:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404ad0:	add	x0, x0, #0x818
  404ad4:	bl	401590 <__assert_fail@plt>
  404ad8:	ldr	x0, [sp, #40]
  404adc:	bl	4012f0 <strlen@plt>
  404ae0:	str	x0, [sp, #56]
  404ae4:	ldr	x0, [sp, #56]
  404ae8:	mvn	x0, x0
  404aec:	ldr	x1, [sp, #24]
  404af0:	cmp	x1, x0
  404af4:	b.ls	404b00 <ferror@plt+0x3500>  // b.plast
  404af8:	mov	x0, #0x0                   	// #0
  404afc:	b	404b70 <ferror@plt+0x3570>
  404b00:	ldr	x1, [sp, #56]
  404b04:	ldr	x0, [sp, #24]
  404b08:	add	x0, x1, x0
  404b0c:	add	x0, x0, #0x1
  404b10:	bl	4013c0 <malloc@plt>
  404b14:	str	x0, [sp, #48]
  404b18:	ldr	x0, [sp, #48]
  404b1c:	cmp	x0, #0x0
  404b20:	b.ne	404b2c <ferror@plt+0x352c>  // b.any
  404b24:	mov	x0, #0x0                   	// #0
  404b28:	b	404b70 <ferror@plt+0x3570>
  404b2c:	ldr	x2, [sp, #56]
  404b30:	ldr	x1, [sp, #40]
  404b34:	ldr	x0, [sp, #48]
  404b38:	bl	4012c0 <memcpy@plt>
  404b3c:	ldr	x1, [sp, #48]
  404b40:	ldr	x0, [sp, #56]
  404b44:	add	x0, x1, x0
  404b48:	ldr	x2, [sp, #24]
  404b4c:	ldr	x1, [sp, #32]
  404b50:	bl	4012c0 <memcpy@plt>
  404b54:	ldr	x1, [sp, #56]
  404b58:	ldr	x0, [sp, #24]
  404b5c:	add	x0, x1, x0
  404b60:	ldr	x1, [sp, #48]
  404b64:	add	x0, x1, x0
  404b68:	strb	wzr, [x0]
  404b6c:	ldr	x0, [sp, #48]
  404b70:	ldp	x29, x30, [sp], #64
  404b74:	ret
  404b78:	stp	x29, x30, [sp, #-32]!
  404b7c:	mov	x29, sp
  404b80:	str	x0, [sp, #24]
  404b84:	str	x1, [sp, #16]
  404b88:	ldr	x0, [sp, #16]
  404b8c:	cmp	x0, #0x0
  404b90:	b.eq	404ba0 <ferror@plt+0x35a0>  // b.none
  404b94:	ldr	x0, [sp, #16]
  404b98:	bl	4012f0 <strlen@plt>
  404b9c:	b	404ba4 <ferror@plt+0x35a4>
  404ba0:	mov	x0, #0x0                   	// #0
  404ba4:	mov	x2, x0
  404ba8:	ldr	x1, [sp, #16]
  404bac:	ldr	x0, [sp, #24]
  404bb0:	bl	404a10 <ferror@plt+0x3410>
  404bb4:	ldp	x29, x30, [sp], #32
  404bb8:	ret
  404bbc:	stp	x29, x30, [sp, #-304]!
  404bc0:	mov	x29, sp
  404bc4:	str	x0, [sp, #56]
  404bc8:	str	x1, [sp, #48]
  404bcc:	str	x2, [sp, #256]
  404bd0:	str	x3, [sp, #264]
  404bd4:	str	x4, [sp, #272]
  404bd8:	str	x5, [sp, #280]
  404bdc:	str	x6, [sp, #288]
  404be0:	str	x7, [sp, #296]
  404be4:	str	q0, [sp, #128]
  404be8:	str	q1, [sp, #144]
  404bec:	str	q2, [sp, #160]
  404bf0:	str	q3, [sp, #176]
  404bf4:	str	q4, [sp, #192]
  404bf8:	str	q5, [sp, #208]
  404bfc:	str	q6, [sp, #224]
  404c00:	str	q7, [sp, #240]
  404c04:	add	x0, sp, #0x130
  404c08:	str	x0, [sp, #80]
  404c0c:	add	x0, sp, #0x130
  404c10:	str	x0, [sp, #88]
  404c14:	add	x0, sp, #0x100
  404c18:	str	x0, [sp, #96]
  404c1c:	mov	w0, #0xffffffd0            	// #-48
  404c20:	str	w0, [sp, #104]
  404c24:	mov	w0, #0xffffff80            	// #-128
  404c28:	str	w0, [sp, #108]
  404c2c:	add	x2, sp, #0x10
  404c30:	add	x3, sp, #0x50
  404c34:	ldp	x0, x1, [x3]
  404c38:	stp	x0, x1, [x2]
  404c3c:	ldp	x0, x1, [x3, #16]
  404c40:	stp	x0, x1, [x2, #16]
  404c44:	add	x1, sp, #0x10
  404c48:	add	x0, sp, #0x48
  404c4c:	mov	x2, x1
  404c50:	ldr	x1, [sp, #48]
  404c54:	bl	4014f0 <vasprintf@plt>
  404c58:	str	w0, [sp, #124]
  404c5c:	ldr	w0, [sp, #124]
  404c60:	cmp	w0, #0x0
  404c64:	b.ge	404c70 <ferror@plt+0x3670>  // b.tcont
  404c68:	mov	x0, #0x0                   	// #0
  404c6c:	b	404c98 <ferror@plt+0x3698>
  404c70:	ldr	x0, [sp, #72]
  404c74:	ldrsw	x1, [sp, #124]
  404c78:	mov	x2, x1
  404c7c:	mov	x1, x0
  404c80:	ldr	x0, [sp, #56]
  404c84:	bl	404a10 <ferror@plt+0x3410>
  404c88:	str	x0, [sp, #112]
  404c8c:	ldr	x0, [sp, #72]
  404c90:	bl	4014e0 <free@plt>
  404c94:	ldr	x0, [sp, #112]
  404c98:	ldp	x29, x30, [sp], #304
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-48]!
  404ca4:	mov	x29, sp
  404ca8:	str	x0, [sp, #24]
  404cac:	str	x1, [sp, #16]
  404cb0:	str	wzr, [sp, #44]
  404cb4:	str	wzr, [sp, #40]
  404cb8:	b	404d24 <ferror@plt+0x3724>
  404cbc:	ldr	w0, [sp, #44]
  404cc0:	cmp	w0, #0x0
  404cc4:	b.eq	404cd0 <ferror@plt+0x36d0>  // b.none
  404cc8:	str	wzr, [sp, #44]
  404ccc:	b	404d18 <ferror@plt+0x3718>
  404cd0:	ldrsw	x0, [sp, #40]
  404cd4:	ldr	x1, [sp, #24]
  404cd8:	add	x0, x1, x0
  404cdc:	ldrsb	w0, [x0]
  404ce0:	cmp	w0, #0x5c
  404ce4:	b.ne	404cf4 <ferror@plt+0x36f4>  // b.any
  404ce8:	mov	w0, #0x1                   	// #1
  404cec:	str	w0, [sp, #44]
  404cf0:	b	404d18 <ferror@plt+0x3718>
  404cf4:	ldrsw	x0, [sp, #40]
  404cf8:	ldr	x1, [sp, #24]
  404cfc:	add	x0, x1, x0
  404d00:	ldrsb	w0, [x0]
  404d04:	mov	w1, w0
  404d08:	ldr	x0, [sp, #16]
  404d0c:	bl	401520 <strchr@plt>
  404d10:	cmp	x0, #0x0
  404d14:	b.ne	404d40 <ferror@plt+0x3740>  // b.any
  404d18:	ldr	w0, [sp, #40]
  404d1c:	add	w0, w0, #0x1
  404d20:	str	w0, [sp, #40]
  404d24:	ldrsw	x0, [sp, #40]
  404d28:	ldr	x1, [sp, #24]
  404d2c:	add	x0, x1, x0
  404d30:	ldrsb	w0, [x0]
  404d34:	cmp	w0, #0x0
  404d38:	b.ne	404cbc <ferror@plt+0x36bc>  // b.any
  404d3c:	b	404d44 <ferror@plt+0x3744>
  404d40:	nop
  404d44:	ldr	w1, [sp, #40]
  404d48:	ldr	w0, [sp, #44]
  404d4c:	sub	w0, w1, w0
  404d50:	sxtw	x0, w0
  404d54:	ldp	x29, x30, [sp], #48
  404d58:	ret
  404d5c:	stp	x29, x30, [sp, #-64]!
  404d60:	mov	x29, sp
  404d64:	str	x0, [sp, #40]
  404d68:	str	x1, [sp, #32]
  404d6c:	str	x2, [sp, #24]
  404d70:	str	w3, [sp, #20]
  404d74:	ldr	x0, [sp, #40]
  404d78:	ldr	x0, [x0]
  404d7c:	str	x0, [sp, #56]
  404d80:	ldr	x0, [sp, #56]
  404d84:	ldrsb	w0, [x0]
  404d88:	cmp	w0, #0x0
  404d8c:	b.ne	404dcc <ferror@plt+0x37cc>  // b.any
  404d90:	ldr	x0, [sp, #40]
  404d94:	ldr	x0, [x0]
  404d98:	ldrsb	w0, [x0]
  404d9c:	cmp	w0, #0x0
  404da0:	b.eq	404dc4 <ferror@plt+0x37c4>  // b.none
  404da4:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404da8:	add	x3, x0, #0x868
  404dac:	mov	w2, #0x3c6                 	// #966
  404db0:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404db4:	add	x1, x0, #0x800
  404db8:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404dbc:	add	x0, x0, #0x820
  404dc0:	bl	401590 <__assert_fail@plt>
  404dc4:	mov	x0, #0x0                   	// #0
  404dc8:	b	404ffc <ferror@plt+0x39fc>
  404dcc:	ldr	x1, [sp, #24]
  404dd0:	ldr	x0, [sp, #56]
  404dd4:	bl	401510 <strspn@plt>
  404dd8:	mov	x1, x0
  404ddc:	ldr	x0, [sp, #56]
  404de0:	add	x0, x0, x1
  404de4:	str	x0, [sp, #56]
  404de8:	ldr	x0, [sp, #56]
  404dec:	ldrsb	w0, [x0]
  404df0:	cmp	w0, #0x0
  404df4:	b.ne	404e0c <ferror@plt+0x380c>  // b.any
  404df8:	ldr	x0, [sp, #40]
  404dfc:	ldr	x1, [sp, #56]
  404e00:	str	x1, [x0]
  404e04:	mov	x0, #0x0                   	// #0
  404e08:	b	404ffc <ferror@plt+0x39fc>
  404e0c:	ldr	w0, [sp, #20]
  404e10:	cmp	w0, #0x0
  404e14:	b.eq	404f30 <ferror@plt+0x3930>  // b.none
  404e18:	ldr	x0, [sp, #56]
  404e1c:	ldrsb	w0, [x0]
  404e20:	mov	w1, w0
  404e24:	adrp	x0, 405000 <ferror@plt+0x3a00>
  404e28:	add	x0, x0, #0x830
  404e2c:	bl	401520 <strchr@plt>
  404e30:	cmp	x0, #0x0
  404e34:	b.eq	404f30 <ferror@plt+0x3930>  // b.none
  404e38:	ldr	x0, [sp, #56]
  404e3c:	ldrsb	w0, [x0]
  404e40:	strb	w0, [sp, #48]
  404e44:	strb	wzr, [sp, #49]
  404e48:	ldr	x0, [sp, #56]
  404e4c:	add	x0, x0, #0x1
  404e50:	add	x1, sp, #0x30
  404e54:	bl	404ca0 <ferror@plt+0x36a0>
  404e58:	mov	x1, x0
  404e5c:	ldr	x0, [sp, #32]
  404e60:	str	x1, [x0]
  404e64:	ldr	x0, [sp, #32]
  404e68:	ldr	x0, [x0]
  404e6c:	add	x0, x0, #0x1
  404e70:	ldr	x1, [sp, #56]
  404e74:	add	x0, x1, x0
  404e78:	ldrsb	w0, [x0]
  404e7c:	cmp	w0, #0x0
  404e80:	b.eq	404ef4 <ferror@plt+0x38f4>  // b.none
  404e84:	ldr	x0, [sp, #32]
  404e88:	ldr	x0, [x0]
  404e8c:	add	x0, x0, #0x1
  404e90:	ldr	x1, [sp, #56]
  404e94:	add	x0, x1, x0
  404e98:	ldrsb	w1, [x0]
  404e9c:	ldrsb	w0, [sp, #48]
  404ea0:	cmp	w1, w0
  404ea4:	b.ne	404ef4 <ferror@plt+0x38f4>  // b.any
  404ea8:	ldr	x0, [sp, #32]
  404eac:	ldr	x0, [x0]
  404eb0:	add	x0, x0, #0x2
  404eb4:	ldr	x1, [sp, #56]
  404eb8:	add	x0, x1, x0
  404ebc:	ldrsb	w0, [x0]
  404ec0:	cmp	w0, #0x0
  404ec4:	b.eq	404f08 <ferror@plt+0x3908>  // b.none
  404ec8:	ldr	x0, [sp, #32]
  404ecc:	ldr	x0, [x0]
  404ed0:	add	x0, x0, #0x2
  404ed4:	ldr	x1, [sp, #56]
  404ed8:	add	x0, x1, x0
  404edc:	ldrsb	w0, [x0]
  404ee0:	mov	w1, w0
  404ee4:	ldr	x0, [sp, #24]
  404ee8:	bl	401520 <strchr@plt>
  404eec:	cmp	x0, #0x0
  404ef0:	b.ne	404f08 <ferror@plt+0x3908>  // b.any
  404ef4:	ldr	x0, [sp, #40]
  404ef8:	ldr	x1, [sp, #56]
  404efc:	str	x1, [x0]
  404f00:	mov	x0, #0x0                   	// #0
  404f04:	b	404ffc <ferror@plt+0x39fc>
  404f08:	ldr	x0, [sp, #56]
  404f0c:	add	x1, x0, #0x1
  404f10:	str	x1, [sp, #56]
  404f14:	ldr	x1, [sp, #32]
  404f18:	ldr	x1, [x1]
  404f1c:	add	x1, x1, #0x2
  404f20:	add	x1, x0, x1
  404f24:	ldr	x0, [sp, #40]
  404f28:	str	x1, [x0]
  404f2c:	b	404ff8 <ferror@plt+0x39f8>
  404f30:	ldr	w0, [sp, #20]
  404f34:	cmp	w0, #0x0
  404f38:	b.eq	404fc8 <ferror@plt+0x39c8>  // b.none
  404f3c:	ldr	x1, [sp, #24]
  404f40:	ldr	x0, [sp, #56]
  404f44:	bl	404ca0 <ferror@plt+0x36a0>
  404f48:	mov	x1, x0
  404f4c:	ldr	x0, [sp, #32]
  404f50:	str	x1, [x0]
  404f54:	ldr	x0, [sp, #32]
  404f58:	ldr	x0, [x0]
  404f5c:	ldr	x1, [sp, #56]
  404f60:	add	x0, x1, x0
  404f64:	ldrsb	w0, [x0]
  404f68:	cmp	w0, #0x0
  404f6c:	b.eq	404fac <ferror@plt+0x39ac>  // b.none
  404f70:	ldr	x0, [sp, #32]
  404f74:	ldr	x0, [x0]
  404f78:	ldr	x1, [sp, #56]
  404f7c:	add	x0, x1, x0
  404f80:	ldrsb	w0, [x0]
  404f84:	mov	w1, w0
  404f88:	ldr	x0, [sp, #24]
  404f8c:	bl	401520 <strchr@plt>
  404f90:	cmp	x0, #0x0
  404f94:	b.ne	404fac <ferror@plt+0x39ac>  // b.any
  404f98:	ldr	x0, [sp, #40]
  404f9c:	ldr	x1, [sp, #56]
  404fa0:	str	x1, [x0]
  404fa4:	mov	x0, #0x0                   	// #0
  404fa8:	b	404ffc <ferror@plt+0x39fc>
  404fac:	ldr	x0, [sp, #32]
  404fb0:	ldr	x0, [x0]
  404fb4:	ldr	x1, [sp, #56]
  404fb8:	add	x1, x1, x0
  404fbc:	ldr	x0, [sp, #40]
  404fc0:	str	x1, [x0]
  404fc4:	b	404ff8 <ferror@plt+0x39f8>
  404fc8:	ldr	x1, [sp, #24]
  404fcc:	ldr	x0, [sp, #56]
  404fd0:	bl	401570 <strcspn@plt>
  404fd4:	mov	x1, x0
  404fd8:	ldr	x0, [sp, #32]
  404fdc:	str	x1, [x0]
  404fe0:	ldr	x0, [sp, #32]
  404fe4:	ldr	x0, [x0]
  404fe8:	ldr	x1, [sp, #56]
  404fec:	add	x1, x1, x0
  404ff0:	ldr	x0, [sp, #40]
  404ff4:	str	x1, [x0]
  404ff8:	ldr	x0, [sp, #56]
  404ffc:	ldp	x29, x30, [sp], #64
  405000:	ret
  405004:	stp	x29, x30, [sp, #-48]!
  405008:	mov	x29, sp
  40500c:	str	x0, [sp, #24]
  405010:	ldr	x0, [sp, #24]
  405014:	bl	401410 <fgetc@plt>
  405018:	str	w0, [sp, #44]
  40501c:	ldr	w0, [sp, #44]
  405020:	cmn	w0, #0x1
  405024:	b.ne	405030 <ferror@plt+0x3a30>  // b.any
  405028:	mov	w0, #0x1                   	// #1
  40502c:	b	405040 <ferror@plt+0x3a40>
  405030:	ldr	w0, [sp, #44]
  405034:	cmp	w0, #0xa
  405038:	b.ne	405010 <ferror@plt+0x3a10>  // b.any
  40503c:	mov	w0, #0x0                   	// #0
  405040:	ldp	x29, x30, [sp], #48
  405044:	ret
  405048:	stp	x29, x30, [sp, #-64]!
  40504c:	mov	x29, sp
  405050:	stp	x19, x20, [sp, #16]
  405054:	adrp	x20, 416000 <ferror@plt+0x14a00>
  405058:	add	x20, x20, #0xde0
  40505c:	stp	x21, x22, [sp, #32]
  405060:	adrp	x21, 416000 <ferror@plt+0x14a00>
  405064:	add	x21, x21, #0xdd8
  405068:	sub	x20, x20, x21
  40506c:	mov	w22, w0
  405070:	stp	x23, x24, [sp, #48]
  405074:	mov	x23, x1
  405078:	mov	x24, x2
  40507c:	bl	401288 <memcpy@plt-0x38>
  405080:	cmp	xzr, x20, asr #3
  405084:	b.eq	4050b0 <ferror@plt+0x3ab0>  // b.none
  405088:	asr	x20, x20, #3
  40508c:	mov	x19, #0x0                   	// #0
  405090:	ldr	x3, [x21, x19, lsl #3]
  405094:	mov	x2, x24
  405098:	add	x19, x19, #0x1
  40509c:	mov	x1, x23
  4050a0:	mov	w0, w22
  4050a4:	blr	x3
  4050a8:	cmp	x20, x19
  4050ac:	b.ne	405090 <ferror@plt+0x3a90>  // b.any
  4050b0:	ldp	x19, x20, [sp, #16]
  4050b4:	ldp	x21, x22, [sp, #32]
  4050b8:	ldp	x23, x24, [sp, #48]
  4050bc:	ldp	x29, x30, [sp], #64
  4050c0:	ret
  4050c4:	nop
  4050c8:	ret
  4050cc:	nop
  4050d0:	adrp	x2, 417000 <ferror@plt+0x15a00>
  4050d4:	mov	x1, #0x0                   	// #0
  4050d8:	ldr	x2, [x2, #432]
  4050dc:	b	401360 <__cxa_atexit@plt>
  4050e0:	mov	x2, x1
  4050e4:	mov	w1, w0
  4050e8:	mov	w0, #0x0                   	// #0
  4050ec:	b	401550 <__fxstat@plt>

Disassembly of section .fini:

00000000004050f0 <.fini>:
  4050f0:	stp	x29, x30, [sp, #-16]!
  4050f4:	mov	x29, sp
  4050f8:	ldp	x29, x30, [sp], #16
  4050fc:	ret
