Netlists:
e1: (i0, io2f_1)	(m1, flush)	(m3, flush)
e4: (m1, stencil_valid)	(i2, f2io_1)
e10: (m3, stencil_valid)	(i4, f2io_1)
e14: (I5, io2f_16)	(p7, inputs0)
e16: (p6, pe_outputs_0)	(p7, inputs1)
e18: (p7, pe_outputs_0)	(I8, f2io_16)

ID to Names:
i0: reset
m1: op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet
i2: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
m3: op_hcompute_hw_output_stencil_port_controller_garnet
i4: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
I5: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
p6: op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216
p7: op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712
I8: hw_output_stencil_op_hcompute_hw_output_stencil_write_0

Netlist Bus:
e1: 1
e4: 1
e10: 1
e14: 16
e16: 16
e18: 16
