# do pwm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024_07_05/pwm/pwm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:06 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_05/pwm/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture two_seg_arch of pwm
# End time: 11:10:06 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:15 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:10:15 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:39 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:10:39 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:45 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:10:45 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:33 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:11:33 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:43 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:11:43 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:10 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:10 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tb_pwm.do line 3
# /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024-07-05/pwm/pwm.vhd}"
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:23 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_05/pwm/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture two_seg_arch of pwm
# End time: 11:14:23 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.pwm 
# Start time: 11:14:23 on Jul 05,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm(two_seg_arch)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /pwm
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/roberto.se/ELD2_PROJ/2024_07_05/pwm/simulation/modelsim/wave.do
do tb_pwm.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:27 on Jul 05,2024
# vcom -reportprogress 300 -93 -work work ../../pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture two_seg_arch of pwm
# End time: 11:17:27 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:17:28 on Jul 05,2024, Elapsed time: 0:03:05
# Errors: 0, Warnings: 1
# vsim work.pwm 
# Start time: 11:17:28 on Jul 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm(two_seg_arch)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /pwm
# End time: 11:22:48 on Jul 05,2024, Elapsed time: 0:05:20
# Errors: 0, Warnings: 1
