

================================================================
== Vivado HLS Report for 'create_tree'
================================================================
* Date:           Wed Aug  4 18:02:14 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.575 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1021| 10.000 ns | 10.210 us |    1|  1021|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- create_tree_label5  |        0|     1020|         4|          -|          -| 0 ~ 255 |    no    |
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    467|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    315|    -|
|Register         |        -|      -|     453|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     453|    782|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |frequency_V_U  |create_tree_frequibs  |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_294_p2        |     +    |      0|  0|  39|          32|           2|
    |add_ln209_1_fu_414_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_408_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_309_p2               |     +    |      0|  0|  38|          31|           1|
    |in_count_V_1_fu_426_p2    |     +    |      0|  0|  39|          32|           1|
    |in_count_V_fu_357_p2      |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_1_fu_439_p2  |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_fu_369_p2    |     +    |      0|  0|  39|          32|           1|
    |and_ln25_fu_346_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_402_p2        |    and   |      0|  0|   2|           1|           1|
    |grp_fu_288_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_fu_304_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_2_fu_336_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_3_fu_397_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_4_fu_392_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_fu_341_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_1_fu_376_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_fu_331_p2      |   icmp   |      0|  0|  18|          32|          32|
    |ap_condition_169          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_176          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_188          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_195          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 467|         517|         333|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_phi_mux_t_V_3_be_phi_fu_268_p4  |  15|          3|   32|         96|
    |ap_phi_mux_t_V_4_phi_fu_247_p4     |  15|          3|   32|         96|
    |ap_phi_mux_t_V_5_phi_fu_236_p4     |  15|          3|   32|         96|
    |ap_phi_mux_t_V_be_phi_fu_280_p4    |  15|          3|   32|         96|
    |frequency_V_address0               |  27|          5|    8|         40|
    |frequency_V_d0                     |  15|          3|   32|         96|
    |in_frequency_V_address0            |  15|          3|    8|         24|
    |in_value_V_address0                |  15|          3|    8|         24|
    |left_V_address0                    |  15|          3|    8|         24|
    |left_V_d0                          |  15|          3|   32|         96|
    |op2_assign_reg_220                 |   9|          2|   31|         62|
    |p_090_0_reg_255                    |   9|          2|   32|         64|
    |parent_V_address0                  |  21|          4|    8|         32|
    |parent_V_d0                        |  15|          3|   31|         93|
    |right_V_address0                   |  15|          3|    8|         24|
    |right_V_d0                         |  15|          3|   32|         96|
    |t_V_3_reg_196                      |   9|          2|   32|         64|
    |t_V_4_reg_244                      |   9|          2|   32|         64|
    |t_V_5_reg_233                      |   9|          2|   32|         64|
    |t_V_reg_208                        |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 315|         63|  495|       1321|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln15_reg_452           |  32|   0|   32|          0|
    |add_ln209_1_reg_554        |  32|   0|   32|          0|
    |add_ln209_reg_549          |  32|   0|   32|          0|
    |and_ln41_reg_545           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |i_reg_468                  |  31|   0|   31|          0|
    |icmp_ln879_4_reg_541       |   1|   0|    1|          0|
    |icmp_ln887_1_reg_512       |   1|   0|    1|          0|
    |in_value_V_load_1_reg_536  |  32|   0|   32|          0|
    |op2_assign_reg_220         |  31|   0|   31|          0|
    |p_090_0_reg_255            |  32|   0|   32|          0|
    |t_V_3_reg_196              |  32|   0|   32|          0|
    |t_V_4_reg_244              |  32|   0|   32|          0|
    |t_V_5_reg_233              |  32|   0|   32|          0|
    |t_V_reg_208                |  32|   0|   32|          0|
    |zext_ln15_reg_457          |  31|   0|   32|          1|
    |zext_ln544_5_reg_473       |  32|   0|   64|         32|
    |zext_ln544_7_reg_516       |  32|   0|   64|         32|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 453|   0|  518|         65|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   create_tree  | return value |
|in_value_V_address0      | out |    8|  ap_memory |   in_value_V   |     array    |
|in_value_V_ce0           | out |    1|  ap_memory |   in_value_V   |     array    |
|in_value_V_q0            |  in |   32|  ap_memory |   in_value_V   |     array    |
|in_frequency_V_address0  | out |    8|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_ce0       | out |    1|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_q0        |  in |   32|  ap_memory | in_frequency_V |     array    |
|num_symbols              |  in |   32|   ap_none  |   num_symbols  |    scalar    |
|parent_V_address0        | out |    8|  ap_memory |    parent_V    |     array    |
|parent_V_ce0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_we0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_d0              | out |   31|  ap_memory |    parent_V    |     array    |
|left_V_address0          | out |    8|  ap_memory |     left_V     |     array    |
|left_V_ce0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_we0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_d0                | out |   32|  ap_memory |     left_V     |     array    |
|right_V_address0         | out |    8|  ap_memory |     right_V    |     array    |
|right_V_ce0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_we0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_d0               | out |   32|  ap_memory |     right_V    |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

