// Seed: 2210347545
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2
);
  logic id_3;
  logic id_4, id_5;
  logic id_6;
  always @* id_2 <= #1 1;
  logic id_7;
  genvar id_8;
  assign id_5 = id_4;
  logic id_9 = 1;
  logic id_10;
endmodule
