// Seed: 4195284000
module module_0;
  wire id_1;
endmodule
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wor module_1,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11
);
  supply1 id_13, id_14 = id_4, id_15, id_16, id_17;
  xnor (id_11, id_13, id_14, id_15, id_16, id_17, id_3, id_4, id_7, id_8, id_9);
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output uwire id_7
);
  assign id_7 = id_4;
  wire id_9;
  id_10(
      .id_0()
  ); module_0();
  wire id_11, id_12, id_13, id_14, id_15, id_16 = id_12, id_17;
  wire id_18;
endmodule
