 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w secureip -b secureip  -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\secureip" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\secureip" -tmp "C:\Users\lucas\AppData\Local\Temp\22512_1815393937" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_channel_fast\gthe2_channel_fast_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_channel_fast\gthe2_channel_fast_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_channel_fast\gtxe2_channel_fast_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_channel_fast\gtxe2_channel_fast_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_channel\gtxe2_channel_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_channel\gtxe2_channel_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_common\gtxe2_common_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtxe2_common\gtxe2_common_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie_2_1\pcie_2_1_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie_2_1\pcie_2_1_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\iserdese2\iserdese2_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\iserdese2\iserdese2_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\oserdese2\oserdese2_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\oserdese2\oserdese2_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\in_fifo\in_fifo_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\in_fifo\in_fifo_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\out_fifo\out_fifo_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\out_fifo\out_fifo_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phy_control\phy_control_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phy_control\phy_control_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phaser_in\phaser_in_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phaser_in\phaser_in_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phaser_out\phaser_out_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\phaser_out\phaser_out_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_channel\gthe2_channel_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_channel\gthe2_channel_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_common\gthe2_common_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\gthe2_common\gthe2_common_002.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie_3_0\pcie_3_0_001.vp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie_3_0\pcie_3_0_002.vp"   -v2k5  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 