
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  0800c364  0800c364  0000d364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c660  0800c660  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c660  0800c660  0000d660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c668  0800c668  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c668  0800c668  0000d668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c66c  0800c66c  0000d66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800c670  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003498  2000006c  0800c6dc  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003504  0800c6dc  0000e504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024b6f  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000557c  00000000  00000000  00032c0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e40  00000000  00000000  00038188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000177f  00000000  00000000  00039fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cb65  00000000  00000000  0003b747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002705c  00000000  00000000  000682ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010600e  00000000  00000000  0008f308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195316  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087ec  00000000  00000000  0019535c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0019db48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c34c 	.word	0x0800c34c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800c34c 	.word	0x0800c34c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	@ 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_uldivmod>:
 800048c:	b953      	cbnz	r3, 80004a4 <__aeabi_uldivmod+0x18>
 800048e:	b94a      	cbnz	r2, 80004a4 <__aeabi_uldivmod+0x18>
 8000490:	2900      	cmp	r1, #0
 8000492:	bf08      	it	eq
 8000494:	2800      	cmpeq	r0, #0
 8000496:	bf1c      	itt	ne
 8000498:	f04f 31ff 	movne.w	r1, #4294967295
 800049c:	f04f 30ff 	movne.w	r0, #4294967295
 80004a0:	f000 b988 	b.w	80007b4 <__aeabi_idiv0>
 80004a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80004a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004ac:	f000 f806 	bl	80004bc <__udivmoddi4>
 80004b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004b8:	b004      	add	sp, #16
 80004ba:	4770      	bx	lr

080004bc <__udivmoddi4>:
 80004bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004c0:	9d08      	ldr	r5, [sp, #32]
 80004c2:	468e      	mov	lr, r1
 80004c4:	4604      	mov	r4, r0
 80004c6:	4688      	mov	r8, r1
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d14a      	bne.n	8000562 <__udivmoddi4+0xa6>
 80004cc:	428a      	cmp	r2, r1
 80004ce:	4617      	mov	r7, r2
 80004d0:	d962      	bls.n	8000598 <__udivmoddi4+0xdc>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	b14e      	cbz	r6, 80004ec <__udivmoddi4+0x30>
 80004d8:	f1c6 0320 	rsb	r3, r6, #32
 80004dc:	fa01 f806 	lsl.w	r8, r1, r6
 80004e0:	fa20 f303 	lsr.w	r3, r0, r3
 80004e4:	40b7      	lsls	r7, r6
 80004e6:	ea43 0808 	orr.w	r8, r3, r8
 80004ea:	40b4      	lsls	r4, r6
 80004ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f0:	fa1f fc87 	uxth.w	ip, r7
 80004f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80004f8:	0c23      	lsrs	r3, r4, #16
 80004fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80004fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000502:	fb01 f20c 	mul.w	r2, r1, ip
 8000506:	429a      	cmp	r2, r3
 8000508:	d909      	bls.n	800051e <__udivmoddi4+0x62>
 800050a:	18fb      	adds	r3, r7, r3
 800050c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000510:	f080 80ea 	bcs.w	80006e8 <__udivmoddi4+0x22c>
 8000514:	429a      	cmp	r2, r3
 8000516:	f240 80e7 	bls.w	80006e8 <__udivmoddi4+0x22c>
 800051a:	3902      	subs	r1, #2
 800051c:	443b      	add	r3, r7
 800051e:	1a9a      	subs	r2, r3, r2
 8000520:	b2a3      	uxth	r3, r4
 8000522:	fbb2 f0fe 	udiv	r0, r2, lr
 8000526:	fb0e 2210 	mls	r2, lr, r0, r2
 800052a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800052e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000532:	459c      	cmp	ip, r3
 8000534:	d909      	bls.n	800054a <__udivmoddi4+0x8e>
 8000536:	18fb      	adds	r3, r7, r3
 8000538:	f100 32ff 	add.w	r2, r0, #4294967295
 800053c:	f080 80d6 	bcs.w	80006ec <__udivmoddi4+0x230>
 8000540:	459c      	cmp	ip, r3
 8000542:	f240 80d3 	bls.w	80006ec <__udivmoddi4+0x230>
 8000546:	443b      	add	r3, r7
 8000548:	3802      	subs	r0, #2
 800054a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800054e:	eba3 030c 	sub.w	r3, r3, ip
 8000552:	2100      	movs	r1, #0
 8000554:	b11d      	cbz	r5, 800055e <__udivmoddi4+0xa2>
 8000556:	40f3      	lsrs	r3, r6
 8000558:	2200      	movs	r2, #0
 800055a:	e9c5 3200 	strd	r3, r2, [r5]
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	428b      	cmp	r3, r1
 8000564:	d905      	bls.n	8000572 <__udivmoddi4+0xb6>
 8000566:	b10d      	cbz	r5, 800056c <__udivmoddi4+0xb0>
 8000568:	e9c5 0100 	strd	r0, r1, [r5]
 800056c:	2100      	movs	r1, #0
 800056e:	4608      	mov	r0, r1
 8000570:	e7f5      	b.n	800055e <__udivmoddi4+0xa2>
 8000572:	fab3 f183 	clz	r1, r3
 8000576:	2900      	cmp	r1, #0
 8000578:	d146      	bne.n	8000608 <__udivmoddi4+0x14c>
 800057a:	4573      	cmp	r3, lr
 800057c:	d302      	bcc.n	8000584 <__udivmoddi4+0xc8>
 800057e:	4282      	cmp	r2, r0
 8000580:	f200 8105 	bhi.w	800078e <__udivmoddi4+0x2d2>
 8000584:	1a84      	subs	r4, r0, r2
 8000586:	eb6e 0203 	sbc.w	r2, lr, r3
 800058a:	2001      	movs	r0, #1
 800058c:	4690      	mov	r8, r2
 800058e:	2d00      	cmp	r5, #0
 8000590:	d0e5      	beq.n	800055e <__udivmoddi4+0xa2>
 8000592:	e9c5 4800 	strd	r4, r8, [r5]
 8000596:	e7e2      	b.n	800055e <__udivmoddi4+0xa2>
 8000598:	2a00      	cmp	r2, #0
 800059a:	f000 8090 	beq.w	80006be <__udivmoddi4+0x202>
 800059e:	fab2 f682 	clz	r6, r2
 80005a2:	2e00      	cmp	r6, #0
 80005a4:	f040 80a4 	bne.w	80006f0 <__udivmoddi4+0x234>
 80005a8:	1a8a      	subs	r2, r1, r2
 80005aa:	0c03      	lsrs	r3, r0, #16
 80005ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005b0:	b280      	uxth	r0, r0
 80005b2:	b2bc      	uxth	r4, r7
 80005b4:	2101      	movs	r1, #1
 80005b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80005ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80005be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005c2:	fb04 f20c 	mul.w	r2, r4, ip
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d907      	bls.n	80005da <__udivmoddi4+0x11e>
 80005ca:	18fb      	adds	r3, r7, r3
 80005cc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005d0:	d202      	bcs.n	80005d8 <__udivmoddi4+0x11c>
 80005d2:	429a      	cmp	r2, r3
 80005d4:	f200 80e0 	bhi.w	8000798 <__udivmoddi4+0x2dc>
 80005d8:	46c4      	mov	ip, r8
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80005e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80005e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005e8:	fb02 f404 	mul.w	r4, r2, r4
 80005ec:	429c      	cmp	r4, r3
 80005ee:	d907      	bls.n	8000600 <__udivmoddi4+0x144>
 80005f0:	18fb      	adds	r3, r7, r3
 80005f2:	f102 30ff 	add.w	r0, r2, #4294967295
 80005f6:	d202      	bcs.n	80005fe <__udivmoddi4+0x142>
 80005f8:	429c      	cmp	r4, r3
 80005fa:	f200 80ca 	bhi.w	8000792 <__udivmoddi4+0x2d6>
 80005fe:	4602      	mov	r2, r0
 8000600:	1b1b      	subs	r3, r3, r4
 8000602:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000606:	e7a5      	b.n	8000554 <__udivmoddi4+0x98>
 8000608:	f1c1 0620 	rsb	r6, r1, #32
 800060c:	408b      	lsls	r3, r1
 800060e:	fa22 f706 	lsr.w	r7, r2, r6
 8000612:	431f      	orrs	r7, r3
 8000614:	fa0e f401 	lsl.w	r4, lr, r1
 8000618:	fa20 f306 	lsr.w	r3, r0, r6
 800061c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000620:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000624:	4323      	orrs	r3, r4
 8000626:	fa00 f801 	lsl.w	r8, r0, r1
 800062a:	fa1f fc87 	uxth.w	ip, r7
 800062e:	fbbe f0f9 	udiv	r0, lr, r9
 8000632:	0c1c      	lsrs	r4, r3, #16
 8000634:	fb09 ee10 	mls	lr, r9, r0, lr
 8000638:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800063c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000640:	45a6      	cmp	lr, r4
 8000642:	fa02 f201 	lsl.w	r2, r2, r1
 8000646:	d909      	bls.n	800065c <__udivmoddi4+0x1a0>
 8000648:	193c      	adds	r4, r7, r4
 800064a:	f100 3aff 	add.w	sl, r0, #4294967295
 800064e:	f080 809c 	bcs.w	800078a <__udivmoddi4+0x2ce>
 8000652:	45a6      	cmp	lr, r4
 8000654:	f240 8099 	bls.w	800078a <__udivmoddi4+0x2ce>
 8000658:	3802      	subs	r0, #2
 800065a:	443c      	add	r4, r7
 800065c:	eba4 040e 	sub.w	r4, r4, lr
 8000660:	fa1f fe83 	uxth.w	lr, r3
 8000664:	fbb4 f3f9 	udiv	r3, r4, r9
 8000668:	fb09 4413 	mls	r4, r9, r3, r4
 800066c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000670:	fb03 fc0c 	mul.w	ip, r3, ip
 8000674:	45a4      	cmp	ip, r4
 8000676:	d908      	bls.n	800068a <__udivmoddi4+0x1ce>
 8000678:	193c      	adds	r4, r7, r4
 800067a:	f103 3eff 	add.w	lr, r3, #4294967295
 800067e:	f080 8082 	bcs.w	8000786 <__udivmoddi4+0x2ca>
 8000682:	45a4      	cmp	ip, r4
 8000684:	d97f      	bls.n	8000786 <__udivmoddi4+0x2ca>
 8000686:	3b02      	subs	r3, #2
 8000688:	443c      	add	r4, r7
 800068a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800068e:	eba4 040c 	sub.w	r4, r4, ip
 8000692:	fba0 ec02 	umull	lr, ip, r0, r2
 8000696:	4564      	cmp	r4, ip
 8000698:	4673      	mov	r3, lr
 800069a:	46e1      	mov	r9, ip
 800069c:	d362      	bcc.n	8000764 <__udivmoddi4+0x2a8>
 800069e:	d05f      	beq.n	8000760 <__udivmoddi4+0x2a4>
 80006a0:	b15d      	cbz	r5, 80006ba <__udivmoddi4+0x1fe>
 80006a2:	ebb8 0203 	subs.w	r2, r8, r3
 80006a6:	eb64 0409 	sbc.w	r4, r4, r9
 80006aa:	fa04 f606 	lsl.w	r6, r4, r6
 80006ae:	fa22 f301 	lsr.w	r3, r2, r1
 80006b2:	431e      	orrs	r6, r3
 80006b4:	40cc      	lsrs	r4, r1
 80006b6:	e9c5 6400 	strd	r6, r4, [r5]
 80006ba:	2100      	movs	r1, #0
 80006bc:	e74f      	b.n	800055e <__udivmoddi4+0xa2>
 80006be:	fbb1 fcf2 	udiv	ip, r1, r2
 80006c2:	0c01      	lsrs	r1, r0, #16
 80006c4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006c8:	b280      	uxth	r0, r0
 80006ca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006ce:	463b      	mov	r3, r7
 80006d0:	4638      	mov	r0, r7
 80006d2:	463c      	mov	r4, r7
 80006d4:	46b8      	mov	r8, r7
 80006d6:	46be      	mov	lr, r7
 80006d8:	2620      	movs	r6, #32
 80006da:	fbb1 f1f7 	udiv	r1, r1, r7
 80006de:	eba2 0208 	sub.w	r2, r2, r8
 80006e2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006e6:	e766      	b.n	80005b6 <__udivmoddi4+0xfa>
 80006e8:	4601      	mov	r1, r0
 80006ea:	e718      	b.n	800051e <__udivmoddi4+0x62>
 80006ec:	4610      	mov	r0, r2
 80006ee:	e72c      	b.n	800054a <__udivmoddi4+0x8e>
 80006f0:	f1c6 0220 	rsb	r2, r6, #32
 80006f4:	fa2e f302 	lsr.w	r3, lr, r2
 80006f8:	40b7      	lsls	r7, r6
 80006fa:	40b1      	lsls	r1, r6
 80006fc:	fa20 f202 	lsr.w	r2, r0, r2
 8000700:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000704:	430a      	orrs	r2, r1
 8000706:	fbb3 f8fe 	udiv	r8, r3, lr
 800070a:	b2bc      	uxth	r4, r7
 800070c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000710:	0c11      	lsrs	r1, r2, #16
 8000712:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000716:	fb08 f904 	mul.w	r9, r8, r4
 800071a:	40b0      	lsls	r0, r6
 800071c:	4589      	cmp	r9, r1
 800071e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000722:	b280      	uxth	r0, r0
 8000724:	d93e      	bls.n	80007a4 <__udivmoddi4+0x2e8>
 8000726:	1879      	adds	r1, r7, r1
 8000728:	f108 3cff 	add.w	ip, r8, #4294967295
 800072c:	d201      	bcs.n	8000732 <__udivmoddi4+0x276>
 800072e:	4589      	cmp	r9, r1
 8000730:	d81f      	bhi.n	8000772 <__udivmoddi4+0x2b6>
 8000732:	eba1 0109 	sub.w	r1, r1, r9
 8000736:	fbb1 f9fe 	udiv	r9, r1, lr
 800073a:	fb09 f804 	mul.w	r8, r9, r4
 800073e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000742:	b292      	uxth	r2, r2
 8000744:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000748:	4542      	cmp	r2, r8
 800074a:	d229      	bcs.n	80007a0 <__udivmoddi4+0x2e4>
 800074c:	18ba      	adds	r2, r7, r2
 800074e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000752:	d2c4      	bcs.n	80006de <__udivmoddi4+0x222>
 8000754:	4542      	cmp	r2, r8
 8000756:	d2c2      	bcs.n	80006de <__udivmoddi4+0x222>
 8000758:	f1a9 0102 	sub.w	r1, r9, #2
 800075c:	443a      	add	r2, r7
 800075e:	e7be      	b.n	80006de <__udivmoddi4+0x222>
 8000760:	45f0      	cmp	r8, lr
 8000762:	d29d      	bcs.n	80006a0 <__udivmoddi4+0x1e4>
 8000764:	ebbe 0302 	subs.w	r3, lr, r2
 8000768:	eb6c 0c07 	sbc.w	ip, ip, r7
 800076c:	3801      	subs	r0, #1
 800076e:	46e1      	mov	r9, ip
 8000770:	e796      	b.n	80006a0 <__udivmoddi4+0x1e4>
 8000772:	eba7 0909 	sub.w	r9, r7, r9
 8000776:	4449      	add	r1, r9
 8000778:	f1a8 0c02 	sub.w	ip, r8, #2
 800077c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000780:	fb09 f804 	mul.w	r8, r9, r4
 8000784:	e7db      	b.n	800073e <__udivmoddi4+0x282>
 8000786:	4673      	mov	r3, lr
 8000788:	e77f      	b.n	800068a <__udivmoddi4+0x1ce>
 800078a:	4650      	mov	r0, sl
 800078c:	e766      	b.n	800065c <__udivmoddi4+0x1a0>
 800078e:	4608      	mov	r0, r1
 8000790:	e6fd      	b.n	800058e <__udivmoddi4+0xd2>
 8000792:	443b      	add	r3, r7
 8000794:	3a02      	subs	r2, #2
 8000796:	e733      	b.n	8000600 <__udivmoddi4+0x144>
 8000798:	f1ac 0c02 	sub.w	ip, ip, #2
 800079c:	443b      	add	r3, r7
 800079e:	e71c      	b.n	80005da <__udivmoddi4+0x11e>
 80007a0:	4649      	mov	r1, r9
 80007a2:	e79c      	b.n	80006de <__udivmoddi4+0x222>
 80007a4:	eba1 0109 	sub.w	r1, r1, r9
 80007a8:	46c4      	mov	ip, r8
 80007aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80007ae:	fb09 f804 	mul.w	r8, r9, r4
 80007b2:	e7c4      	b.n	800073e <__udivmoddi4+0x282>

080007b4 <__aeabi_idiv0>:
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop

080007b8 <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x0); // Set all GPIOB high

}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 80007c8:	2340      	movs	r3, #64	@ 0x40
 80007ca:	733b      	strb	r3, [r7, #12]
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	737b      	strb	r3, [r7, #13]
 80007d0:	79bb      	ldrb	r3, [r7, #6]
 80007d2:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2180      	movs	r1, #128	@ 0x80
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <MCP23S17_WriteRegister+0x48>)
 80007da:	f002 fa37 	bl	8002c4c <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 80007de:	f107 010c 	add.w	r1, r7, #12
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	2203      	movs	r2, #3
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <MCP23S17_WriteRegister+0x4c>)
 80007ea:	f006 f821 	bl	8006830 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2180      	movs	r1, #128	@ 0x80
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <MCP23S17_WriteRegister+0x48>)
 80007f4:	f002 fa2a 	bl	8002c4c <HAL_GPIO_WritePin>
}
 80007f8:	bf00      	nop
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	48000400 	.word	0x48000400
 8000804:	20000a14 	.word	0x20000a14

08000808 <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af02      	add	r7, sp, #8
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 8000812:	2341      	movs	r3, #65	@ 0x41
 8000814:	733b      	strb	r3, [r7, #12]
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	737b      	strb	r3, [r7, #13]
 800081a:	2300      	movs	r3, #0
 800081c:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	2180      	movs	r1, #128	@ 0x80
 8000822:	480c      	ldr	r0, [pc, #48]	@ (8000854 <MCP23S17_ReadRegister+0x4c>)
 8000824:	f002 fa12 	bl	8002c4c <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 8000828:	f107 0208 	add.w	r2, r7, #8
 800082c:	f107 010c 	add.w	r1, r7, #12
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2303      	movs	r3, #3
 8000838:	4807      	ldr	r0, [pc, #28]	@ (8000858 <MCP23S17_ReadRegister+0x50>)
 800083a:	f006 f96f 	bl	8006b1c <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2180      	movs	r1, #128	@ 0x80
 8000842:	4804      	ldr	r0, [pc, #16]	@ (8000854 <MCP23S17_ReadRegister+0x4c>)
 8000844:	f002 fa02 	bl	8002c4c <HAL_GPIO_WritePin>

return rxData[2];
 8000848:	7abb      	ldrb	r3, [r7, #10]
}
 800084a:	4618      	mov	r0, r3
 800084c:	3710      	adds	r7, #16
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	48000400 	.word	0x48000400
 8000858:	20000a14 	.word	0x20000a14

0800085c <MCP23S17_SetPin>:
// Set all pins to high



void MCP23S17_SetPin(uint8_t pin, uint8_t state)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	460a      	mov	r2, r1
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	71bb      	strb	r3, [r7, #6]
    if (pin > 15) return;
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	2b0f      	cmp	r3, #15
 8000870:	d832      	bhi.n	80008d8 <MCP23S17_SetPin+0x7c>

    uint8_t reg = (pin < 8) ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b07      	cmp	r3, #7
 8000876:	d801      	bhi.n	800087c <MCP23S17_SetPin+0x20>
 8000878:	2312      	movs	r3, #18
 800087a:	e000      	b.n	800087e <MCP23S17_SetPin+0x22>
 800087c:	2313      	movs	r3, #19
 800087e:	73bb      	strb	r3, [r7, #14]
    uint8_t bit = (pin < 8) ? pin : (pin - 8);
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	2b07      	cmp	r3, #7
 8000884:	d903      	bls.n	800088e <MCP23S17_SetPin+0x32>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	3b08      	subs	r3, #8
 800088a:	b2db      	uxtb	r3, r3
 800088c:	e000      	b.n	8000890 <MCP23S17_SetPin+0x34>
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	737b      	strb	r3, [r7, #13]

    // Lire l'état actuel du port
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000892:	7bbb      	ldrb	r3, [r7, #14]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffb7 	bl	8000808 <MCP23S17_ReadRegister>
 800089a:	4603      	mov	r3, r0
 800089c:	73fb      	strb	r3, [r7, #15]

    if (state) {
 800089e:	79bb      	ldrb	r3, [r7, #6]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d008      	beq.n	80008b6 <MCP23S17_SetPin+0x5a>
        // mettre le bit à 1
        current |= (1u << bit);
 80008a4:	7b7b      	ldrb	r3, [r7, #13]
 80008a6:	2201      	movs	r2, #1
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	73fb      	strb	r3, [r7, #15]
 80008b4:	e009      	b.n	80008ca <MCP23S17_SetPin+0x6e>
    } else {
        // mettre le bit à 0
        current &= ~(1u << bit);
 80008b6:	7b7b      	ldrb	r3, [r7, #13]
 80008b8:	2201      	movs	r2, #1
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	4013      	ands	r3, r2
 80008c8:	73fb      	strb	r3, [r7, #15]
    }

    MCP23S17_WriteRegister(reg, current);
 80008ca:	7bfa      	ldrb	r2, [r7, #15]
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff71 	bl	80007b8 <MCP23S17_WriteRegister>
 80008d6:	e000      	b.n	80008da <MCP23S17_SetPin+0x7e>
    if (pin > 15) return;
 80008d8:	bf00      	nop
}
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <MCP23S17_Init>:

void MCP23S17_Init(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
// Set CS high initially
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2180      	movs	r1, #128	@ 0x80
 80008ea:	481a      	ldr	r0, [pc, #104]	@ (8000954 <MCP23S17_Init+0x74>)
 80008ec:	f002 f9ae 	bl	8002c4c <HAL_GPIO_WritePin>

// Obligatoire
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2101      	movs	r1, #1
 80008f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f8:	f002 f9a8 	bl	8002c4c <HAL_GPIO_WritePin>
HAL_Delay(1);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f001 fc7f 	bl	8002200 <HAL_Delay>
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	2101      	movs	r1, #1
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f002 f99f 	bl	8002c4c <HAL_GPIO_WritePin>
HAL_Delay(1);
 800090e:	2001      	movs	r0, #1
 8000910:	f001 fc76 	bl	8002200 <HAL_Delay>

// Configure IOCON: Sequential operation disabled, etc. (default is fine, but set explicitly)
MCP23S17_WriteRegister(MCP23S17_IOCONA, 0x20); // BANK=0, SEQOP=0, etc.
 8000914:	2120      	movs	r1, #32
 8000916:	200a      	movs	r0, #10
 8000918:	f7ff ff4e 	bl	80007b8 <MCP23S17_WriteRegister>

// Set all pins as outputs
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
 800091c:	2100      	movs	r1, #0
 800091e:	2000      	movs	r0, #0
 8000920:	f7ff ff4a 	bl	80007b8 <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
 8000924:	2100      	movs	r1, #0
 8000926:	2001      	movs	r0, #1
 8000928:	f7ff ff46 	bl	80007b8 <MCP23S17_WriteRegister>

for(int i=0; i<16;i++){
 800092c:	2300      	movs	r3, #0
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	e008      	b.n	8000944 <MCP23S17_Init+0x64>
	MCP23S17_SetPin(i, 0);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff ff8f 	bl	800085c <MCP23S17_SetPin>
for(int i=0; i<16;i++){
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3301      	adds	r3, #1
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b0f      	cmp	r3, #15
 8000948:	ddf3      	ble.n	8000932 <MCP23S17_Init+0x52>

}
}
 800094a:	bf00      	nop
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	48000400 	.word	0x48000400

08000958 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095e:	4b10      	ldr	r3, [pc, #64]	@ (80009a0 <MX_DMA_Init+0x48>)
 8000960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000962:	4a0f      	ldr	r2, [pc, #60]	@ (80009a0 <MX_DMA_Init+0x48>)
 8000964:	f043 0301 	orr.w	r3, r3, #1
 8000968:	6493      	str	r3, [r2, #72]	@ 0x48
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <MX_DMA_Init+0x48>)
 800096c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2105      	movs	r1, #5
 800097a:	2010      	movs	r0, #16
 800097c:	f001 fd1c 	bl	80023b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000980:	2010      	movs	r0, #16
 8000982:	f001 fd35 	bl	80023f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000986:	2200      	movs	r2, #0
 8000988:	2105      	movs	r1, #5
 800098a:	2011      	movs	r0, #17
 800098c:	f001 fd14 	bl	80023b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000990:	2011      	movs	r0, #17
 8000992:	f001 fd2d 	bl	80023f0 <HAL_NVIC_EnableIRQ>

}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000

080009a4 <fonction>:
osThreadId ShellTaskHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
	int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80009b6:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <fonction+0x3c>)
 80009b8:	2128      	movs	r1, #40	@ 0x28
 80009ba:	4618      	mov	r0, r3
 80009bc:	f00a fc00 	bl	800b1c0 <sniprintf>
 80009c0:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80009c8:	68fa      	ldr	r2, [r7, #12]
 80009ca:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80009ce:	6979      	ldr	r1, [r7, #20]
 80009d0:	b289      	uxth	r1, r1
 80009d2:	4610      	mov	r0, r2
 80009d4:	4798      	blx	r3

	return 0;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	0800c364 	.word	0x0800c364

080009e4 <fonction_led>:


int fonction_led(h_shell_t * h_shell, int argc, char ** argv)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b08d      	sub	sp, #52	@ 0x34
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	if(argc==2){
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d128      	bne.n	8000a48 <fonction_led+0x64>
		int lednum=atoi(argv[0]);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f00a fa84 	bl	800af08 <atoi>
 8000a00:	61f8      	str	r0, [r7, #28]
		int ledstate=atoi(argv[1]);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3304      	adds	r3, #4
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f00a fa7d 	bl	800af08 <atoi>
 8000a0e:	61b8      	str	r0, [r7, #24]
		MCP23S17_SetPin(lednum,ledstate );
 8000a10:	69fb      	ldr	r3, [r7, #28]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	b2d2      	uxtb	r2, r2
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff ff1e 	bl	800085c <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	4a31      	ldr	r2, [pc, #196]	@ (8000af0 <fonction_led+0x10c>)
 8000a2a:	2128      	movs	r1, #40	@ 0x28
 8000a2c:	f00a fbc8 	bl	800b1c0 <sniprintf>
 8000a30:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a3e:	6979      	ldr	r1, [r7, #20]
 8000a40:	b289      	uxth	r1, r1
 8000a42:	4610      	mov	r0, r2
 8000a44:	4798      	blx	r3
 8000a46:	e04e      	b.n	8000ae6 <fonction_led+0x102>
	}
	else if(argc==3){
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d136      	bne.n	8000abc <fonction_led+0xd8>
		int lednum=atoi(argv[0])*10+atoi(argv[1]);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f00a fa58 	bl	800af08 <atoi>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	4413      	add	r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	461c      	mov	r4, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3304      	adds	r3, #4
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f00a fa4c 	bl	800af08 <atoi>
 8000a70:	4603      	mov	r3, r0
 8000a72:	4423      	add	r3, r4
 8000a74:	62bb      	str	r3, [r7, #40]	@ 0x28
		int ledstate=atoi(argv[2]);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f00a fa43 	bl	800af08 <atoi>
 8000a82:	6278      	str	r0, [r7, #36]	@ 0x24
		MCP23S17_SetPin(lednum,ledstate );
 8000a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a8a:	b2d2      	uxtb	r2, r2
 8000a8c:	4611      	mov	r1, r2
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff fee4 	bl	800085c <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <fonction_led+0x10c>)
 8000a9e:	2128      	movs	r1, #40	@ 0x28
 8000aa0:	f00a fb8e 	bl	800b1c0 <sniprintf>
 8000aa4:	6238      	str	r0, [r7, #32]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000aac:	68fa      	ldr	r2, [r7, #12]
 8000aae:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000ab2:	6a39      	ldr	r1, [r7, #32]
 8000ab4:	b289      	uxth	r1, r1
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4798      	blx	r3
 8000aba:	e014      	b.n	8000ae6 <fonction_led+0x102>

	}
	else{
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8000af4 <fonction_led+0x110>)
 8000ac4:	2128      	movs	r1, #40	@ 0x28
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f00a fb7a 	bl	800b1c0 <sniprintf>
 8000acc:	62f8      	str	r0, [r7, #44]	@ 0x2c
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000ada:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000adc:	b289      	uxth	r1, r1
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4798      	blx	r3
		return 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e000      	b.n	8000ae8 <fonction_led+0x104>
	}



	return 1;
 8000ae6:	2301      	movs	r3, #1
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3734      	adds	r7, #52	@ 0x34
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	0800c384 	.word	0x0800c384
 8000af4:	0800c390 	.word	0x0800c390

08000af8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	4a07      	ldr	r2, [pc, #28]	@ (8000b24 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	4a06      	ldr	r2, [pc, #24]	@ (8000b28 <vApplicationGetIdleTaskMemory+0x30>)
 8000b0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b16:	bf00      	nop
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000098 	.word	0x20000098
 8000b28:	20000138 	.word	0x20000138

08000b2c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b2c:	b5b0      	push	{r4, r5, r7, lr}
 8000b2e:	b096      	sub	sp, #88	@ 0x58
 8000b30:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(128, sizeof(uint8_t));
 8000b32:	2200      	movs	r2, #0
 8000b34:	2101      	movs	r1, #1
 8000b36:	2080      	movs	r0, #128	@ 0x80
 8000b38:	f008 fbc2 	bl	80092c0 <xQueueGenericCreate>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb8 <MX_FREERTOS_Init+0x8c>)
 8000b40:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <MX_FREERTOS_Init+0x90>)
 8000b44:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000b48:	461d      	mov	r5, r3
 8000b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b56:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f008 fa30 	bl	8008fc2 <osThreadCreate>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a16      	ldr	r2, [pc, #88]	@ (8000bc0 <MX_FREERTOS_Init+0x94>)
 8000b66:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 8000b68:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <MX_FREERTOS_Init+0x98>)
 8000b6a:	f107 0420 	add.w	r4, r7, #32
 8000b6e:	461d      	mov	r5, r3
 8000b70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 8000b7c:	f107 0320 	add.w	r3, r7, #32
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f008 fa1d 	bl	8008fc2 <osThreadCreate>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc8 <MX_FREERTOS_Init+0x9c>)
 8000b8c:	6013      	str	r3, [r2, #0]

  /* definition and creation of ShellTask */
  osThreadDef(ShellTask, Startshelltask, osPriorityNormal, 0, 256);
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <MX_FREERTOS_Init+0xa0>)
 8000b90:	1d3c      	adds	r4, r7, #4
 8000b92:	461d      	mov	r5, r3
 8000b94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ShellTaskHandle = osThreadCreate(osThread(ShellTask), NULL);
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f008 fa0c 	bl	8008fc2 <osThreadCreate>
 8000baa:	4603      	mov	r3, r0
 8000bac:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <MX_FREERTOS_Init+0xa4>)
 8000bae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000bb0:	bf00      	nop
 8000bb2:	3758      	adds	r7, #88	@ 0x58
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bdb0      	pop	{r4, r5, r7, pc}
 8000bb8:	20000088 	.word	0x20000088
 8000bbc:	0800c3ac 	.word	0x0800c3ac
 8000bc0:	2000008c 	.word	0x2000008c
 8000bc4:	0800c3d4 	.word	0x0800c3d4
 8000bc8:	20000090 	.word	0x20000090
 8000bcc:	0800c3fc 	.word	0x0800c3fc
 8000bd0:	20000094 	.word	0x20000094

08000bd4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  VU_UpdateFromBuffer((int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000bdc:	2140      	movs	r1, #64	@ 0x40
 8000bde:	4806      	ldr	r0, [pc, #24]	@ (8000bf8 <StartDefaultTask+0x24>)
 8000be0:	f000 fd13 	bl	800160a <VU_UpdateFromBuffer>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000be4:	2120      	movs	r1, #32
 8000be6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bea:	f002 f847 	bl	8002c7c <HAL_GPIO_TogglePin>
    osDelay(100);
 8000bee:	2064      	movs	r0, #100	@ 0x64
 8000bf0:	f008 fa33 	bl	800905a <osDelay>
	  VU_UpdateFromBuffer((int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000bf4:	bf00      	nop
 8000bf6:	e7f1      	b.n	8000bdc <StartDefaultTask+0x8>
 8000bf8:	2000038c 	.word	0x2000038c

08000bfc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
    HAL_SAI_Receive_DMA(&hsai_BlockB2,(int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000c04:	2240      	movs	r2, #64	@ 0x40
 8000c06:	491f      	ldr	r1, [pc, #124]	@ (8000c84 <StartTask02+0x88>)
 8000c08:	481f      	ldr	r0, [pc, #124]	@ (8000c88 <StartTask02+0x8c>)
 8000c0a:	f005 fa79 	bl	8006100 <HAL_SAI_Receive_DMA>

    HAL_SAI_Transmit_DMA(&hsai_BlockA2,(int16_t *)i2s_tx_buf,AUDIO_BUF_BYTES);
 8000c0e:	2240      	movs	r2, #64	@ 0x40
 8000c10:	491e      	ldr	r1, [pc, #120]	@ (8000c8c <StartTask02+0x90>)
 8000c12:	481f      	ldr	r0, [pc, #124]	@ (8000c90 <StartTask02+0x94>)
 8000c14:	f005 f9c4 	bl	8005fa0 <HAL_SAI_Transmit_DMA>
  for(;;)
  {



	        if (rx_half_flag)
 8000c18:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <StartTask02+0x98>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d013      	beq.n	8000c4a <StartTask02+0x4e>
	        {
	            rx_half_flag = 0;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	@ (8000c94 <StartTask02+0x98>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
	            for(int i=0;i<AUDIO_HALF_BYTES;i++){
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	e00a      	b.n	8000c44 <StartTask02+0x48>
	            	i2s_tx_buf[i]=i2s_rx_buf[i];
 8000c2e:	4a15      	ldr	r2, [pc, #84]	@ (8000c84 <StartTask02+0x88>)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000c36:	4a15      	ldr	r2, [pc, #84]	@ (8000c8c <StartTask02+0x90>)
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	            for(int i=0;i<AUDIO_HALF_BYTES;i++){
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	3301      	adds	r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	2b1f      	cmp	r3, #31
 8000c48:	ddf1      	ble.n	8000c2e <StartTask02+0x32>
	            }
	        }
	        if (rx_full_flag)
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <StartTask02+0x9c>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d0e1      	beq.n	8000c18 <StartTask02+0x1c>
	        {
	            rx_full_flag = 0;
 8000c54:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <StartTask02+0x9c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
	            for(int i=0;i<AUDIO_HALF_BYTES;i++){
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	e00d      	b.n	8000c7c <StartTask02+0x80>
	            	i2s_tx_buf[i+AUDIO_HALF_BYTES]=i2s_rx_buf[i+AUDIO_HALF_BYTES];
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	f103 0220 	add.w	r2, r3, #32
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	3320      	adds	r3, #32
 8000c6a:	4906      	ldr	r1, [pc, #24]	@ (8000c84 <StartTask02+0x88>)
 8000c6c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000c70:	4a06      	ldr	r2, [pc, #24]	@ (8000c8c <StartTask02+0x90>)
 8000c72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	            for(int i=0;i<AUDIO_HALF_BYTES;i++){
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	2b1f      	cmp	r3, #31
 8000c80:	ddee      	ble.n	8000c60 <StartTask02+0x64>
	        if (rx_half_flag)
 8000c82:	e7c9      	b.n	8000c18 <StartTask02+0x1c>
 8000c84:	2000038c 	.word	0x2000038c
 8000c88:	200008fc 	.word	0x200008fc
 8000c8c:	2000040c 	.word	0x2000040c
 8000c90:	20000878 	.word	0x20000878
 8000c94:	2000048c 	.word	0x2000048c
 8000c98:	2000048d 	.word	0x2000048d

08000c9c <Startshelltask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startshelltask */
void Startshelltask(void const * argument)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startshelltask */


	  shell_init(&shellstruct);
 8000ca4:	480b      	ldr	r0, [pc, #44]	@ (8000cd4 <Startshelltask+0x38>)
 8000ca6:	f000 fd9b 	bl	80017e0 <shell_init>
	  shell_add(&shellstruct, 'f', fonction, "Une fonction inutile");
 8000caa:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd8 <Startshelltask+0x3c>)
 8000cac:	4a0b      	ldr	r2, [pc, #44]	@ (8000cdc <Startshelltask+0x40>)
 8000cae:	2166      	movs	r1, #102	@ 0x66
 8000cb0:	4808      	ldr	r0, [pc, #32]	@ (8000cd4 <Startshelltask+0x38>)
 8000cb2:	f000 fdf9 	bl	80018a8 <shell_add>
	  shell_add(&shellstruct, 'l', fonction_led, "control des led");
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <Startshelltask+0x44>)
 8000cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce4 <Startshelltask+0x48>)
 8000cba:	216c      	movs	r1, #108	@ 0x6c
 8000cbc:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <Startshelltask+0x38>)
 8000cbe:	f000 fdf3 	bl	80018a8 <shell_add>
  /* Infinite loop */
  for(;;)
  {

	shell_run(&shellstruct);
 8000cc2:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <Startshelltask+0x38>)
 8000cc4:	f000 fe9c 	bl	8001a00 <shell_run>
    osDelay(100);
 8000cc8:	2064      	movs	r0, #100	@ 0x64
 8000cca:	f008 f9c6 	bl	800905a <osDelay>
	shell_run(&shellstruct);
 8000cce:	bf00      	nop
 8000cd0:	e7f7      	b.n	8000cc2 <Startshelltask+0x26>
 8000cd2:	bf00      	nop
 8000cd4:	20000490 	.word	0x20000490
 8000cd8:	0800c418 	.word	0x0800c418
 8000cdc:	080009a5 	.word	0x080009a5
 8000ce0:	0800c430 	.word	0x0800c430
 8000ce4:	080009e5 	.word	0x080009e5

08000ce8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cfe:	4b35      	ldr	r3, [pc, #212]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	4a34      	ldr	r2, [pc, #208]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d04:	f043 0304 	orr.w	r3, r3, #4
 8000d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0a:	4b32      	ldr	r3, [pc, #200]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d16:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	4a2e      	ldr	r2, [pc, #184]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d22:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2e:	4b29      	ldr	r3, [pc, #164]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d32:	4a28      	ldr	r2, [pc, #160]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3a:	4b26      	ldr	r3, [pc, #152]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	4b23      	ldr	r3, [pc, #140]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4a:	4a22      	ldr	r2, [pc, #136]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d4c:	f043 0302 	orr.w	r3, r3, #2
 8000d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d52:	4b20      	ldr	r3, [pc, #128]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2121      	movs	r1, #33	@ 0x21
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d66:	f001 ff71 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2180      	movs	r1, #128	@ 0x80
 8000d6e:	481a      	ldr	r0, [pc, #104]	@ (8000dd8 <MX_GPIO_Init+0xf0>)
 8000d70:	f001 ff6c 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d7a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4814      	ldr	r0, [pc, #80]	@ (8000ddc <MX_GPIO_Init+0xf4>)
 8000d8c:	f001 fdb4 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000d90:	2321      	movs	r3, #33	@ 0x21
 8000d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d94:	2301      	movs	r3, #1
 8000d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000daa:	f001 fda5 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 8000dae:	2380      	movs	r3, #128	@ 0x80
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4804      	ldr	r0, [pc, #16]	@ (8000dd8 <MX_GPIO_Init+0xf0>)
 8000dc6:	f001 fd97 	bl	80028f8 <HAL_GPIO_Init>

}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	@ 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	48000400 	.word	0x48000400
 8000ddc:	48000800 	.word	0x48000800

08000de0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000de6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e58 <MX_I2C2_Init+0x78>)
 8000de8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000dec:	4a1b      	ldr	r2, [pc, #108]	@ (8000e5c <MX_I2C2_Init+0x7c>)
 8000dee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000df0:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df6:	4b17      	ldr	r3, [pc, #92]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dfc:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e02:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e08:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e1a:	480e      	ldr	r0, [pc, #56]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e1c:	f001 ff48 	bl	8002cb0 <HAL_I2C_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e26:	f000 f98b 	bl	8001140 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4809      	ldr	r0, [pc, #36]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e2e:	f002 fccb 	bl	80037c8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e38:	f000 f982 	bl	8001140 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e40:	f002 fd0d 	bl	800385e <HAL_I2CEx_ConfigDigitalFilter>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e4a:	f000 f979 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000338 	.word	0x20000338
 8000e58:	40005800 	.word	0x40005800
 8000e5c:	10d19ce4 	.word	0x10d19ce4

08000e60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b0ac      	sub	sp, #176	@ 0xb0
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e68:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	2288      	movs	r2, #136	@ 0x88
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4618      	mov	r0, r3
 8000e82:	f00a fa16 	bl	800b2b2 <memset>
  if(i2cHandle->Instance==I2C2)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a21      	ldr	r2, [pc, #132]	@ (8000f10 <HAL_I2C_MspInit+0xb0>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d13b      	bne.n	8000f08 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000e90:	2380      	movs	r3, #128	@ 0x80
 8000e92:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f003 fbc1 	bl	8004624 <HAL_RCCEx_PeriphCLKConfig>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000ea8:	f000 f94a 	bl	8001140 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eac:	4b19      	ldr	r3, [pc, #100]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb0:	4a18      	ldr	r2, [pc, #96]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000eb2:	f043 0302 	orr.w	r3, r3, #2
 8000eb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb8:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebc:	f003 0302 	and.w	r3, r3, #2
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ec4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ec8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ecc:	2312      	movs	r3, #18
 8000ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ee8:	4619      	mov	r1, r3
 8000eea:	480b      	ldr	r0, [pc, #44]	@ (8000f18 <HAL_I2C_MspInit+0xb8>)
 8000eec:	f001 fd04 	bl	80028f8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000ef0:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef4:	4a07      	ldr	r2, [pc, #28]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000ef6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000efa:	6593      	str	r3, [r2, #88]	@ 0x58
 8000efc:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <HAL_I2C_MspInit+0xb4>)
 8000efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000f08:	bf00      	nop
 8000f0a:	37b0      	adds	r7, #176	@ 0xb0
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40005800 	.word	0x40005800
 8000f14:	40021000 	.word	0x40021000
 8000f18:	48000400 	.word	0x48000400

08000f1c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000f24:	1d39      	adds	r1, r7, #4
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4803      	ldr	r0, [pc, #12]	@ (8000f3c <__io_putchar+0x20>)
 8000f2e:	f006 fc8d 	bl	800784c <HAL_UART_Transmit>

	return ch;
 8000f32:	687b      	ldr	r3, [r7, #4]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000ac8 	.word	0x20000ac8

08000f40 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a06      	ldr	r2, [pc, #24]	@ (8000f64 <HAL_SAI_RxHalfCpltCallback+0x24>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d102      	bne.n	8000f56 <HAL_SAI_RxHalfCpltCallback+0x16>
    {
        rx_half_flag = 1;
 8000f50:	4b05      	ldr	r3, [pc, #20]	@ (8000f68 <HAL_SAI_RxHalfCpltCallback+0x28>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
    }
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200008fc 	.word	0x200008fc
 8000f68:	2000048c 	.word	0x2000048c

08000f6c <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a06      	ldr	r2, [pc, #24]	@ (8000f90 <HAL_SAI_RxCpltCallback+0x24>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d102      	bne.n	8000f82 <HAL_SAI_RxCpltCallback+0x16>
    {
        rx_full_flag = 1;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <HAL_SAI_RxCpltCallback+0x28>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
    }
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	2000048d 	.word	0x2000048d

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9e:	f001 f8ef 	bl	8002180 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa2:	f000 f83f 	bl	8001024 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000fa6:	f000 f88e 	bl	80010c6 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000faa:	f7ff fe9d 	bl	8000ce8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fae:	f7ff fcd3 	bl	8000958 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fb2:	f001 f813 	bl	8001fdc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000fb6:	f7ff ff13 	bl	8000de0 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000fba:	f000 f8c7 	bl	800114c <MX_SAI2_Init>
  MX_SPI3_Init();
 8000fbe:	f000 fddd 	bl	8001b7c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(10);
 8000fc2:	200a      	movs	r0, #10
 8000fc4:	f001 f91c 	bl	8002200 <HAL_Delay>

  printf("test123test\n\r");
 8000fc8:	4812      	ldr	r0, [pc, #72]	@ (8001014 <main+0x7c>)
 8000fca:	f00a f8e7 	bl	800b19c <iprintf>

  MCP23S17_Init();
 8000fce:	f7ff fc87 	bl	80008e0 <MCP23S17_Init>

  uint16_t sgtl_address = 0x14;
 8000fd2:	2314      	movs	r3, #20
 8000fd4:	81fb      	strh	r3, [r7, #14]
  uint16_t data;
  h_sgtl5000_t h_sgtl5000;
  h_sgtl5000.hi2c = &hi2c2;
 8000fd6:	4b10      	ldr	r3, [pc, #64]	@ (8001018 <main+0x80>)
 8000fd8:	607b      	str	r3, [r7, #4]
  h_sgtl5000.dev_address = sgtl_address;
 8000fda:	89fb      	ldrh	r3, [r7, #14]
 8000fdc:	813b      	strh	r3, [r7, #8]

  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <main+0x84>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <main+0x84>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000fec:	601a      	str	r2, [r3, #0]
  __HAL_SAI_ENABLE(&hsai_BlockB2);
 8000fee:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <main+0x88>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <main+0x88>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ffc:	601a      	str	r2, [r3, #0]

  sgtl5000_init(&h_sgtl5000);
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4618      	mov	r0, r3
 8001002:	f000 fa7e 	bl	8001502 <sgtl5000_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001006:	f7ff fd91 	bl	8000b2c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800100a:	f007 ffd3 	bl	8008fb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800100e:	bf00      	nop
 8001010:	e7fd      	b.n	800100e <main+0x76>
 8001012:	bf00      	nop
 8001014:	0800c440 	.word	0x0800c440
 8001018:	20000338 	.word	0x20000338
 800101c:	20000878 	.word	0x20000878
 8001020:	200008fc 	.word	0x200008fc

08001024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b096      	sub	sp, #88	@ 0x58
 8001028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	2244      	movs	r2, #68	@ 0x44
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f00a f93d 	bl	800b2b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001038:	463b      	mov	r3, r7
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001046:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800104a:	f002 fc63 	bl	8003914 <HAL_PWREx_ControlVoltageScaling>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001054:	f000 f874 	bl	8001140 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001058:	2302      	movs	r3, #2
 800105a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800105c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001060:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001062:	2310      	movs	r3, #16
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001066:	2302      	movs	r3, #2
 8001068:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800106a:	2302      	movs	r3, #2
 800106c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001072:	230a      	movs	r3, #10
 8001074:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001076:	2307      	movs	r3, #7
 8001078:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800107e:	2302      	movs	r3, #2
 8001080:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4618      	mov	r0, r3
 8001088:	f002 fc9a 	bl	80039c0 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001092:	f000 f855 	bl	8001140 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001096:	230f      	movs	r3, #15
 8001098:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109a:	2303      	movs	r3, #3
 800109c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	2104      	movs	r1, #4
 80010ae:	4618      	mov	r0, r3
 80010b0:	f003 f862 	bl	8004178 <HAL_RCC_ClockConfig>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ba:	f000 f841 	bl	8001140 <Error_Handler>
  }
}
 80010be:	bf00      	nop
 80010c0:	3758      	adds	r7, #88	@ 0x58
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b0a2      	sub	sp, #136	@ 0x88
 80010ca:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010cc:	463b      	mov	r3, r7
 80010ce:	2288      	movs	r2, #136	@ 0x88
 80010d0:	2100      	movs	r1, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f00a f8ed 	bl	800b2b2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80010d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010dc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 80010de:	2300      	movs	r3, #0
 80010e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80010e2:	2302      	movs	r3, #2
 80010e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 80010ea:	230d      	movs	r3, #13
 80010ec:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 80010ee:	2311      	movs	r3, #17
 80010f0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80010fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010fe:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	4618      	mov	r0, r3
 8001104:	f003 fa8e 	bl	8004624 <HAL_RCCEx_PeriphCLKConfig>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 800110e:	f000 f817 	bl	8001140 <Error_Handler>
  }
}
 8001112:	bf00      	nop
 8001114:	3788      	adds	r7, #136	@ 0x88
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a04      	ldr	r2, [pc, #16]	@ (800113c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d101      	bne.n	8001132 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800112e:	f001 f847 	bl	80021c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40012c00 	.word	0x40012c00

08001140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001144:	b672      	cpsid	i
}
 8001146:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <Error_Handler+0x8>

0800114c <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001150:	4b2a      	ldr	r3, [pc, #168]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001152:	4a2b      	ldr	r2, [pc, #172]	@ (8001200 <MX_SAI2_Init+0xb4>)
 8001154:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001156:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001158:	2200      	movs	r2, #0
 800115a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800115c:	4b27      	ldr	r3, [pc, #156]	@ (80011fc <MX_SAI2_Init+0xb0>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001162:	4b26      	ldr	r3, [pc, #152]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <MX_SAI2_Init+0xb0>)
 800116a:	2200      	movs	r2, #0
 800116c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800116e:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001174:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001176:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800117a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800117c:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <MX_SAI2_Init+0xb0>)
 800117e:	2200      	movs	r2, #0
 8001180:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001182:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001184:	2200      	movs	r2, #0
 8001186:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001188:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <MX_SAI2_Init+0xb0>)
 800118a:	2200      	movs	r2, #0
 800118c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800118e:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <MX_SAI2_Init+0xb0>)
 8001190:	2200      	movs	r2, #0
 8001192:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001194:	2302      	movs	r3, #2
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	4818      	ldr	r0, [pc, #96]	@ (80011fc <MX_SAI2_Init+0xb0>)
 800119c:	f004 fd5c 	bl	8005c58 <HAL_SAI_InitProtocol>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80011a6:	f7ff ffcb 	bl	8001140 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80011aa:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011ac:	4a16      	ldr	r2, [pc, #88]	@ (8001208 <MX_SAI2_Init+0xbc>)
 80011ae:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80011b0:	4b14      	ldr	r3, [pc, #80]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011b2:	2203      	movs	r2, #3
 80011b4:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80011b6:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80011c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80011ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80011d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80011da:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011dc:	2200      	movs	r2, #0
 80011de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80011e0:	2302      	movs	r3, #2
 80011e2:	2200      	movs	r2, #0
 80011e4:	2100      	movs	r1, #0
 80011e6:	4807      	ldr	r0, [pc, #28]	@ (8001204 <MX_SAI2_Init+0xb8>)
 80011e8:	f004 fd36 	bl	8005c58 <HAL_SAI_InitProtocol>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80011f2:	f7ff ffa5 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000878 	.word	0x20000878
 8001200:	40015804 	.word	0x40015804
 8001204:	200008fc 	.word	0x200008fc
 8001208:	40015824 	.word	0x40015824

0800120c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a5d      	ldr	r2, [pc, #372]	@ (8001390 <HAL_SAI_MspInit+0x184>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d157      	bne.n	80012ce <HAL_SAI_MspInit+0xc2>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800121e:	4b5d      	ldr	r3, [pc, #372]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10b      	bne.n	800123e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001226:	4b5c      	ldr	r3, [pc, #368]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	4a5b      	ldr	r2, [pc, #364]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 800122c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001230:	6613      	str	r3, [r2, #96]	@ 0x60
 8001232:	4b59      	ldr	r3, [pc, #356]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800123e:	4b55      	ldr	r3, [pc, #340]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	4a53      	ldr	r2, [pc, #332]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 8001246:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001248:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800125a:	230d      	movs	r3, #13
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	484d      	ldr	r0, [pc, #308]	@ (800139c <HAL_SAI_MspInit+0x190>)
 8001266:	f001 fb47 	bl	80028f8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800126a:	4b4d      	ldr	r3, [pc, #308]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 800126c:	4a4d      	ldr	r2, [pc, #308]	@ (80013a4 <HAL_SAI_MspInit+0x198>)
 800126e:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001270:	4b4b      	ldr	r3, [pc, #300]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 8001272:	2201      	movs	r2, #1
 8001274:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001276:	4b4a      	ldr	r3, [pc, #296]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 8001278:	2210      	movs	r2, #16
 800127a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800127c:	4b48      	ldr	r3, [pc, #288]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001282:	4b47      	ldr	r3, [pc, #284]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 8001284:	2280      	movs	r2, #128	@ 0x80
 8001286:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001288:	4b45      	ldr	r3, [pc, #276]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 800128a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800128e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001290:	4b43      	ldr	r3, [pc, #268]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 8001292:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001296:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001298:	4b41      	ldr	r3, [pc, #260]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 800129a:	2220      	movs	r2, #32
 800129c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 800129e:	4b40      	ldr	r3, [pc, #256]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80012a6:	483e      	ldr	r0, [pc, #248]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012a8:	f001 f8b0 	bl	800240c <HAL_DMA_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_SAI_MspInit+0xaa>
    {
      Error_Handler();
 80012b2:	f7ff ff45 	bl	8001140 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a39      	ldr	r2, [pc, #228]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012ba:	671a      	str	r2, [r3, #112]	@ 0x70
 80012bc:	4a38      	ldr	r2, [pc, #224]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a36      	ldr	r2, [pc, #216]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012c6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80012c8:	4a35      	ldr	r2, [pc, #212]	@ (80013a0 <HAL_SAI_MspInit+0x194>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a35      	ldr	r2, [pc, #212]	@ (80013a8 <HAL_SAI_MspInit+0x19c>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d157      	bne.n	8001388 <HAL_SAI_MspInit+0x17c>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80012d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d10b      	bne.n	80012f8 <HAL_SAI_MspInit+0xec>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80012e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 80012e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 80012e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80012ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001398 <HAL_SAI_MspInit+0x18c>)
 80012ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80012f8:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3301      	adds	r3, #1
 80012fe:	4a25      	ldr	r2, [pc, #148]	@ (8001394 <HAL_SAI_MspInit+0x188>)
 8001300:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001302:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001310:	2300      	movs	r3, #0
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001314:	230d      	movs	r3, #13
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	4823      	ldr	r0, [pc, #140]	@ (80013ac <HAL_SAI_MspInit+0x1a0>)
 8001320:	f001 faea 	bl	80028f8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001324:	4b22      	ldr	r3, [pc, #136]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001326:	4a23      	ldr	r2, [pc, #140]	@ (80013b4 <HAL_SAI_MspInit+0x1a8>)
 8001328:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 800132a:	4b21      	ldr	r3, [pc, #132]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 800132c:	2201      	movs	r2, #1
 800132e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001330:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001336:	4b1e      	ldr	r3, [pc, #120]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 800133e:	2280      	movs	r2, #128	@ 0x80
 8001340:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001342:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001344:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001348:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800134a:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 800134c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001350:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001352:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001354:	2220      	movs	r2, #32
 8001356:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001358:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 800135a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800135e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001360:	4813      	ldr	r0, [pc, #76]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001362:	f001 f853 	bl	800240c <HAL_DMA_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <HAL_SAI_MspInit+0x164>
    {
      Error_Handler();
 800136c:	f7ff fee8 	bl	8001140 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001374:	671a      	str	r2, [r3, #112]	@ 0x70
 8001376:	4a0e      	ldr	r2, [pc, #56]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4a0c      	ldr	r2, [pc, #48]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001380:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001382:	4a0b      	ldr	r2, [pc, #44]	@ (80013b0 <HAL_SAI_MspInit+0x1a4>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001388:	bf00      	nop
 800138a:	3728      	adds	r7, #40	@ 0x28
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40015804 	.word	0x40015804
 8001394:	20000a10 	.word	0x20000a10
 8001398:	40021000 	.word	0x40021000
 800139c:	48000400 	.word	0x48000400
 80013a0:	20000980 	.word	0x20000980
 80013a4:	4002006c 	.word	0x4002006c
 80013a8:	40015824 	.word	0x40015824
 80013ac:	48000800 	.word	0x48000800
 80013b0:	200009c8 	.word	0x200009c8
 80013b4:	40020080 	.word	0x40020080

080013b8 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af04      	add	r7, sp, #16
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	460b      	mov	r3, r1
 80013c2:	607a      	str	r2, [r7, #4]
 80013c4:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	8899      	ldrh	r1, [r3, #4]
 80013ce:	897a      	ldrh	r2, [r7, #10]
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	2302      	movs	r3, #2
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2302      	movs	r3, #2
 80013e2:	f001 fe15 	bl	8003010 <HAL_I2C_Mem_Read>
 80013e6:	4603      	mov	r3, r0
 80013e8:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 80013ea:	7d3b      	ldrb	r3, [r7, #20]
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	7d7b      	ldrb	r3, [r7, #21]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	801a      	strh	r2, [r3, #0]

	return ret;
 8001400:	7dfb      	ldrb	r3, [r7, #23]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b088      	sub	sp, #32
 800140e:	af04      	add	r7, sp, #16
 8001410:	6078      	str	r0, [r7, #4]
 8001412:	460b      	mov	r3, r1
 8001414:	807b      	strh	r3, [r7, #2]
 8001416:	4613      	mov	r3, r2
 8001418:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 800141a:	883b      	ldrh	r3, [r7, #0]
 800141c:	0a1b      	lsrs	r3, r3, #8
 800141e:	b29b      	uxth	r3, r3
 8001420:	b2db      	uxtb	r3, r3
 8001422:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 8001424:	883b      	ldrh	r3, [r7, #0]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6818      	ldr	r0, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	8899      	ldrh	r1, [r3, #4]
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	9302      	str	r3, [sp, #8]
 800143a:	2302      	movs	r3, #2
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	2302      	movs	r3, #2
 8001446:	f001 fccf 	bl	8002de8 <HAL_I2C_Mem_Write>
 800144a:	4603      	mov	r3, r0
 800144c:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
 8001464:	4613      	mov	r3, r2
 8001466:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001468:	f107 020c 	add.w	r2, r7, #12
 800146c:	887b      	ldrh	r3, [r7, #2]
 800146e:	4619      	mov	r1, r3
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ffa1 	bl	80013b8 <sgtl5000_i2c_read_register>
 8001476:	4603      	mov	r3, r0
 8001478:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	e00d      	b.n	80014a0 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 8001484:	89ba      	ldrh	r2, [r7, #12]
 8001486:	883b      	ldrh	r3, [r7, #0]
 8001488:	4313      	orrs	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800148e:	89ba      	ldrh	r2, [r7, #12]
 8001490:	887b      	ldrh	r3, [r7, #2]
 8001492:	4619      	mov	r1, r3
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff ffb8 	bl	800140a <sgtl5000_i2c_write_register>
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]
	return ret;
 800149e:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	460b      	mov	r3, r1
 80014b2:	807b      	strh	r3, [r7, #2]
 80014b4:	4613      	mov	r3, r2
 80014b6:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 80014b8:	f107 020c 	add.w	r2, r7, #12
 80014bc:	887b      	ldrh	r3, [r7, #2]
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ff79 	bl	80013b8 <sgtl5000_i2c_read_register>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	e012      	b.n	80014fa <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 80014d4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80014d8:	43db      	mvns	r3, r3
 80014da:	b21a      	sxth	r2, r3
 80014dc:	89bb      	ldrh	r3, [r7, #12]
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4013      	ands	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 80014e8:	89ba      	ldrh	r2, [r7, #12]
 80014ea:	887b      	ldrh	r3, [r7, #2]
 80014ec:	4619      	mov	r1, r3
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff8b 	bl	800140a <sgtl5000_i2c_write_register>
 80014f4:	4603      	mov	r3, r0
 80014f6:	73fb      	strb	r3, [r7, #15]
	return ret;
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b084      	sub	sp, #16
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef ret = HAL_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	73fb      	strb	r3, [r7, #15]

// NOTE: This next Write call is needed ONLY if VDDD is
// externally driven
// Turn off startup power supplies to save power (Clear bit 12 and 13)
// Write CHIP_ANA_POWER 0x4260
mask = (1 << 12) | (1 << 13);
 800150e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001512:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001514:	89bb      	ldrh	r3, [r7, #12]
 8001516:	461a      	mov	r2, r3
 8001518:	2130      	movs	r1, #48	@ 0x30
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffc4 	bl	80014a8 <sgtl5000_i2c_clear_bit>
// NOTE: The next modify call is only needed if both VDDA and
// VDDIO are greater than 3.1 V
// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
// Write CHIP_LINREG_CTRL 0x006C
// VDDA and VDDIO = 3.3V so it IS necessary
mask = (1 << 5) | (1 << 6);
 8001520:	2360      	movs	r3, #96	@ 0x60
 8001522:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 8001524:	89bb      	ldrh	r3, [r7, #12]
 8001526:	461a      	mov	r2, r3
 8001528:	2126      	movs	r1, #38	@ 0x26
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff94 	bl	8001458 <sgtl5000_i2c_set_bit>
// on the VDDA voltage value.
// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
// The bias current should be set to 50% of the nominal value (bits 3:1)
// Write CHIP_REF_CTRL 0x004E
mask = 0x01FF; // VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 8001530:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001534:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 8001536:	89bb      	ldrh	r3, [r7, #12]
 8001538:	461a      	mov	r2, r3
 800153a:	2128      	movs	r1, #40	@ 0x28
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff64 	bl	800140a <sgtl5000_i2c_write_register>
// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
// and bias current (bits 11:8) to the recommended value of 0.36 mA
// for 10 kOhm load with 1.0 nF capacitance
// Write CHIP_LINE_OUT_CTRL 0x0322
// mask = 0x0322; // LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
mask = 0x031E;
 8001542:	f240 331e 	movw	r3, #798	@ 0x31e
 8001546:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8001548:	89bb      	ldrh	r3, [r7, #12]
 800154a:	461a      	mov	r2, r3
 800154c:	212c      	movs	r1, #44	@ 0x2c
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff ff5b 	bl	800140a <sgtl5000_i2c_write_register>

// Enable short detect mode for headphone left/right
// and center channel and set short detect current trip level
// to 75 mA
// Write CHIP_SHORT_CTRL 0x1106
mask = 0x1106; // MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8001554:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001558:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 800155a:	89bb      	ldrh	r3, [r7, #12]
 800155c:	461a      	mov	r2, r3
 800155e:	213c      	movs	r1, #60	@ 0x3c
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff52 	bl	800140a <sgtl5000_i2c_write_register>

// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
// Write CHIP_ANA_CTRL 0x0133
// mask = 0x0004; // Unmute all + SELECT_ADC = LINEIN
mask = 0x0000; // Unmute all + SELECT_ADC = MIC
 8001566:	2300      	movs	r3, #0
 8001568:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 800156a:	89bb      	ldrh	r3, [r7, #12]
 800156c:	461a      	mov	r2, r3
 800156e:	2124      	movs	r1, #36	@ 0x24
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff4a 	bl	800140a <sgtl5000_i2c_write_register>

//------------Power up Inputs/Outputs/Digital Blocks---------
// Power up LINEOUT, HP, ADC, DAC
// Write CHIP_ANA_POWER 0x6AFF
mask = 0x6AFF; // LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 8001576:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 800157a:	81bb      	strh	r3, [r7, #12]
// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
// DAC_MONO = stereo
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800157c:	89bb      	ldrh	r3, [r7, #12]
 800157e:	461a      	mov	r2, r3
 8001580:	2130      	movs	r1, #48	@ 0x30
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff ff41 	bl	800140a <sgtl5000_i2c_write_register>
// Power up desired digital blocks
// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
// ADC (bit 6) are powered on
// Write CHIP_DIG_POWER 0x0073
mask = 0x0073; // I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8001588:	2373      	movs	r3, #115	@ 0x73
 800158a:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800158c:	89bb      	ldrh	r3, [r7, #12]
 800158e:	461a      	mov	r2, r3
 8001590:	2102      	movs	r1, #2
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff ff39 	bl	800140a <sgtl5000_i2c_write_register>
// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
// volume (bits 4:0) value should be set // to 5
// Write CHIP_LINE_OUT_VOL 0x0505
mask = 0x1111; // TODO recalculer
 8001598:	f241 1311 	movw	r3, #4369	@ 0x1111
 800159c:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800159e:	89bb      	ldrh	r3, [r7, #12]
 80015a0:	461a      	mov	r2, r3
 80015a2:	212e      	movs	r1, #46	@ 0x2e
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ff30 	bl	800140a <sgtl5000_i2c_write_register>

// Configure SYS_FS clock to 48 kHz
// Configure MCLK_FREQ to 256*Fs
// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
mask = 0x0004; // SYS_FS = 48kHz
 80015aa:	2304      	movs	r3, #4
 80015ac:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 80015ae:	89bb      	ldrh	r3, [r7, #12]
 80015b0:	461a      	mov	r2, r3
 80015b2:	2104      	movs	r1, #4
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ff28 	bl	800140a <sgtl5000_i2c_write_register>
// Configure the I2S clocks in master mode
// NOTE: I2S LRCLK is same as the system sample clock
// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
// Non, on reste en slave!
mask = 0x0130; // DLEN = 16 bits
 80015ba:	f44f 7398 	mov.w	r3, #304	@ 0x130
 80015be:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 80015c0:	89bb      	ldrh	r3, [r7, #12]
 80015c2:	461a      	mov	r2, r3
 80015c4:	2106      	movs	r1, #6
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff1f 	bl	800140a <sgtl5000_i2c_write_register>
// Laissons tout par défaut pour l'instant
// mask = 0x0000; // ADC -> DAC
// sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

/* Le reste */
mask = 0x0000; // Unmute
 80015cc:	2300      	movs	r3, #0
 80015ce:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 80015d0:	89bb      	ldrh	r3, [r7, #12]
 80015d2:	461a      	mov	r2, r3
 80015d4:	210e      	movs	r1, #14
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff17 	bl	800140a <sgtl5000_i2c_write_register>

mask = 0x3C3C;
 80015dc:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 80015e0:	81bb      	strh	r3, [r7, #12]
// mask = 0x4747;
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 80015e2:	89bb      	ldrh	r3, [r7, #12]
 80015e4:	461a      	mov	r2, r3
 80015e6:	2110      	movs	r1, #16
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ff0e 	bl	800140a <sgtl5000_i2c_write_register>

mask = 0x0251; // BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 80015ee:	f240 2351 	movw	r3, #593	@ 0x251
 80015f2:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 80015f4:	89bb      	ldrh	r3, [r7, #12]
 80015f6:	461a      	mov	r2, r3
 80015f8:	212a      	movs	r1, #42	@ 0x2a
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff ff05 	bl	800140a <sgtl5000_i2c_write_register>
// uint16_t reg = 0;
// sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
// printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
// }

return ret;
 8001600:	7bfb      	ldrb	r3, [r7, #15]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <VU_UpdateFromBuffer>:
        sai_buf[2 * i + 1] = s; // Right (même signal pour test)
    }
}

void VU_UpdateFromBuffer(int16_t *buf, uint32_t len)
{
 800160a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
    int64_t sum_sq = 0;
 8001616:	f04f 0000 	mov.w	r0, #0
 800161a:	f04f 0100 	mov.w	r1, #0
 800161e:	e9c7 0106 	strd	r0, r1, [r7, #24]

    // 1) somme des carrés
    for (uint32_t i = 0; i < len; i++) {
 8001622:	2100      	movs	r1, #0
 8001624:	6179      	str	r1, [r7, #20]
 8001626:	e022      	b.n	800166e <VU_UpdateFromBuffer+0x64>
        int32_t s = buf[i];
 8001628:	6979      	ldr	r1, [r7, #20]
 800162a:	0049      	lsls	r1, r1, #1
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	4401      	add	r1, r0
 8001630:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001634:	60b9      	str	r1, [r7, #8]
        sum_sq += (int64_t)s * (int64_t)s;
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	17c8      	asrs	r0, r1, #31
 800163a:	460c      	mov	r4, r1
 800163c:	4605      	mov	r5, r0
 800163e:	68b9      	ldr	r1, [r7, #8]
 8001640:	17c8      	asrs	r0, r1, #31
 8001642:	4688      	mov	r8, r1
 8001644:	4681      	mov	r9, r0
 8001646:	fb08 f005 	mul.w	r0, r8, r5
 800164a:	fb04 f109 	mul.w	r1, r4, r9
 800164e:	4401      	add	r1, r0
 8001650:	fba4 2308 	umull	r2, r3, r4, r8
 8001654:	4419      	add	r1, r3
 8001656:	460b      	mov	r3, r1
 8001658:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800165c:	eb10 0a02 	adds.w	sl, r0, r2
 8001660:	eb41 0b03 	adc.w	fp, r1, r3
 8001664:	e9c7 ab06 	strd	sl, fp, [r7, #24]
    for (uint32_t i = 0; i < len; i++) {
 8001668:	6979      	ldr	r1, [r7, #20]
 800166a:	3101      	adds	r1, #1
 800166c:	6179      	str	r1, [r7, #20]
 800166e:	6978      	ldr	r0, [r7, #20]
 8001670:	6839      	ldr	r1, [r7, #0]
 8001672:	4288      	cmp	r0, r1
 8001674:	d3d8      	bcc.n	8001628 <VU_UpdateFromBuffer+0x1e>
    }

    // 2) RMS = sqrt(mean)
    int32_t rms = (int32_t)sqrtf((float)sum_sq / (float)len);
 8001676:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800167a:	f7fe fec9 	bl	8000410 <__aeabi_l2f>
 800167e:	ee06 0a90 	vmov	s13, r0
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	ee07 3a90 	vmov	s15, r3
 8001688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800168c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001690:	eeb0 0a47 	vmov.f32	s0, s14
 8001694:	f00a fe38 	bl	800c308 <sqrtf>
 8001698:	eef0 7a40 	vmov.f32	s15, s0
 800169c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a0:	ee17 3a90 	vmov	r3, s15
 80016a4:	613b      	str	r3, [r7, #16]
    if (rms > 32767) rms = 32767;
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016ac:	db02      	blt.n	80016b4 <VU_UpdateFromBuffer+0xaa>
 80016ae:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80016b2:	613b      	str	r3, [r7, #16]

    // 3) Normalisation : 0..32767 -> 0..8 niveaux
    uint8_t level = (uint8_t)((rms * 8) / 32768);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	da01      	bge.n	80016be <VU_UpdateFromBuffer+0xb4>
 80016ba:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80016be:	131b      	asrs	r3, r3, #12
 80016c0:	73fb      	strb	r3, [r7, #15]
    if (level > 8) level = 8;
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d901      	bls.n	80016cc <VU_UpdateFromBuffer+0xc2>
 80016c8:	2308      	movs	r3, #8
 80016ca:	73fb      	strb	r3, [r7, #15]

    // 4) Mise à jour : LEDs 0..7 = VU-mètre
    //                   LEDs 8..15 = copie exacte
    // Logique inversée : 0 = ON, 1 = OFF

    for (uint8_t i = 0; i < 8; i++) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	73bb      	strb	r3, [r7, #14]
 80016d0:	e018      	b.n	8001704 <VU_UpdateFromBuffer+0xfa>
        uint8_t on = (i < level) ? 0 : 1;  // inversé : ON=0, OFF=1
 80016d2:	7bba      	ldrb	r2, [r7, #14]
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	bf2c      	ite	cs
 80016da:	2301      	movcs	r3, #1
 80016dc:	2300      	movcc	r3, #0
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	737b      	strb	r3, [r7, #13]

        MCP23S17_SetPin(i,     on);   // LED 0..7
 80016e2:	7b7a      	ldrb	r2, [r7, #13]
 80016e4:	7bbb      	ldrb	r3, [r7, #14]
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff f8b7 	bl	800085c <MCP23S17_SetPin>
        MCP23S17_SetPin(i + 8, on);   // LED 8..15 copie
 80016ee:	7bbb      	ldrb	r3, [r7, #14]
 80016f0:	3308      	adds	r3, #8
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	7b7a      	ldrb	r2, [r7, #13]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff f8af 	bl	800085c <MCP23S17_SetPin>
    for (uint8_t i = 0; i < 8; i++) {
 80016fe:	7bbb      	ldrb	r3, [r7, #14]
 8001700:	3301      	adds	r3, #1
 8001702:	73bb      	strb	r3, [r7, #14]
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	2b07      	cmp	r3, #7
 8001708:	d9e3      	bls.n	80016d2 <VU_UpdateFromBuffer+0xc8>
    }
}
 800170a:	bf00      	nop
 800170c:	bf00      	nop
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001718 <sh_help>:


extern 	QueueHandle_t uartRxQueue;


static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b089      	sub	sp, #36	@ 0x24
 800171c:	af02      	add	r7, sp, #8
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	e029      	b.n	800177e <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001730:	68f9      	ldr	r1, [r7, #12]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4613      	mov	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	440b      	add	r3, r1
 800173e:	3304      	adds	r3, #4
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461c      	mov	r4, r3
 8001744:	68f9      	ldr	r1, [r7, #12]
 8001746:	697a      	ldr	r2, [r7, #20]
 8001748:	4613      	mov	r3, r2
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	4413      	add	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	330c      	adds	r3, #12
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	4623      	mov	r3, r4
 800175a:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <sh_help+0x7c>)
 800175c:	2128      	movs	r1, #40	@ 0x28
 800175e:	f009 fd2f 	bl	800b1c0 <sniprintf>
 8001762:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	b289      	uxth	r1, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3301      	adds	r3, #1
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	429a      	cmp	r2, r3
 8001786:	dbd0      	blt.n	800172a <sh_help+0x12>
	}

	return 0;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}
 8001792:	bf00      	nop
 8001794:	0800c450 	.word	0x0800c450

08001798 <uart2_transmit>:



void uart2_transmit(char * buf, uint16_t size){
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2,(uint8_t *)buf,size,1000);
 80017a4:	887a      	ldrh	r2, [r7, #2]
 80017a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	4803      	ldr	r0, [pc, #12]	@ (80017bc <uart2_transmit+0x24>)
 80017ae:	f006 f84d 	bl	800784c <HAL_UART_Transmit>

}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000ac8 	.word	0x20000ac8

080017c0 <uart2_receive>:

void uart2_receive(uint8_t * carac){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)carac,1);
 80017c8:	2201      	movs	r2, #1
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <uart2_receive+0x1c>)
 80017ce:	f006 f8c7 	bl	8007960 <HAL_UART_Receive_IT>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000ac8 	.word	0x20000ac8

080017e0 <shell_init>:



void shell_init(h_shell_t * h_shell) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	int size = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
	h_shell->drv.uart=huart2;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a25      	ldr	r2, [pc, #148]	@ (800188c <shell_init+0xac>)
 80017f6:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80017fa:	4611      	mov	r1, r2
 80017fc:	2288      	movs	r2, #136	@ 0x88
 80017fe:	4618      	mov	r0, r3
 8001800:	f009 fe31 	bl	800b466 <memcpy>
	h_shell->drv.receive=uart2_receive;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a22      	ldr	r2, [pc, #136]	@ (8001890 <shell_init+0xb0>)
 8001808:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
	h_shell->drv.transmit=uart2_transmit;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <shell_init+0xb4>)
 8001810:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

	h_shell->func_list_size = 0;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001820:	4a1d      	ldr	r2, [pc, #116]	@ (8001898 <shell_init+0xb8>)
 8001822:	2128      	movs	r1, #40	@ 0x28
 8001824:	4618      	mov	r0, r3
 8001826:	f009 fccb 	bl	800b1c0 <sniprintf>
 800182a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001838:	68f9      	ldr	r1, [r7, #12]
 800183a:	b289      	uxth	r1, r1
 800183c:	4610      	mov	r0, r2
 800183e:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001846:	4a15      	ldr	r2, [pc, #84]	@ (800189c <shell_init+0xbc>)
 8001848:	2128      	movs	r1, #40	@ 0x28
 800184a:	4618      	mov	r0, r3
 800184c:	f009 fcb8 	bl	800b1c0 <sniprintf>
 8001850:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800185e:	68f9      	ldr	r1, [r7, #12]
 8001860:	b289      	uxth	r1, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <shell_init+0xc0>)
 8001868:	4a0e      	ldr	r2, [pc, #56]	@ (80018a4 <shell_init+0xc4>)
 800186a:	2168      	movs	r1, #104	@ 0x68
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f000 f81b 	bl	80018a8 <shell_add>

	h_shell->drv.receive(&h_shell->receive_car);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 800187e:	4610      	mov	r0, r2
 8001880:	4798      	blx	r3
}
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000ac8 	.word	0x20000ac8
 8001890:	080017c1 	.word	0x080017c1
 8001894:	08001799 	.word	0x08001799
 8001898:	0800c45c 	.word	0x0800c45c
 800189c:	0800c484 	.word	0x0800c484
 80018a0:	0800c4a8 	.word	0x0800c4a8
 80018a4:	08001719 	.word	0x08001719

080018a8 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	460b      	mov	r3, r1
 80018b6:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80018be:	dc27      	bgt.n	8001910 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68f9      	ldr	r1, [r7, #12]
 80018c6:	4613      	mov	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4413      	add	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	3304      	adds	r3, #4
 80018d2:	7afa      	ldrb	r2, [r7, #11]
 80018d4:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	68f9      	ldr	r1, [r7, #12]
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	440b      	add	r3, r1
 80018e6:	3308      	adds	r3, #8
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	68f9      	ldr	r1, [r7, #12]
 80018f2:	4613      	mov	r3, r2
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4413      	add	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	330c      	adds	r3, #12
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	601a      	str	r2, [r3, #0]
		return 0;
 800190c:	2300      	movs	r3, #0
 800190e:	e001      	b.n	8001914 <shell_add+0x6c>
	}

	return -1;
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <shell_exec>:




static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b090      	sub	sp, #64	@ 0x40
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001932:	2300      	movs	r3, #0
 8001934:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001936:	e041      	b.n	80019bc <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	440b      	add	r3, r1
 8001946:	3304      	adds	r3, #4
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800194e:	429a      	cmp	r2, r3
 8001950:	d131      	bne.n	80019b6 <shell_exec+0x96>
			argc = 1;
 8001952:	2301      	movs	r3, #1
 8001954:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	637b      	str	r3, [r7, #52]	@ 0x34
 800195e:	e013      	b.n	8001988 <shell_exec+0x68>
				if(*p == ' ') {
 8001960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b20      	cmp	r3, #32
 8001966:	d10c      	bne.n	8001982 <shell_exec+0x62>
					*p = '\0';
 8001968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800196e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001974:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001976:	3201      	adds	r2, #1
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	3340      	adds	r3, #64	@ 0x40
 800197c:	443b      	add	r3, r7
 800197e:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001984:	3301      	adds	r3, #1
 8001986:	637b      	str	r3, [r7, #52]	@ 0x34
 8001988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <shell_exec+0x76>
 8001990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001992:	2b07      	cmp	r3, #7
 8001994:	dde4      	ble.n	8001960 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800199a:	4613      	mov	r3, r2
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4413      	add	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	440b      	add	r3, r1
 80019a4:	3308      	adds	r3, #8
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f107 020c 	add.w	r2, r7, #12
 80019ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	4798      	blx	r3
 80019b2:	4603      	mov	r3, r0
 80019b4:	e01d      	b.n	80019f2 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80019b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019b8:	3301      	adds	r3, #1
 80019ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80019c2:	429a      	cmp	r2, r3
 80019c4:	dbb8      	blt.n	8001938 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019d0:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <shell_exec+0xdc>)
 80019d2:	2128      	movs	r1, #40	@ 0x28
 80019d4:	f009 fbf4 	bl	800b1c0 <sniprintf>
 80019d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80019e8:	b289      	uxth	r1, r1
 80019ea:	4610      	mov	r0, r2
 80019ec:	4798      	blx	r3
	return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3740      	adds	r7, #64	@ 0x40
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	0800c4b0 	.word	0x0800c4b0

08001a00 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";


int shell_run(h_shell_t * h_shell) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001a16:	2102      	movs	r1, #2
 8001a18:	483d      	ldr	r0, [pc, #244]	@ (8001b10 <shell_run+0x110>)
 8001a1a:	4798      	blx	r3
		reading = 1;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001a20:	e06a      	b.n	8001af8 <shell_run+0xf8>
			char c;
            if (xQueueReceive(uartRxQueue, &c, 1000) != pdTRUE) {
 8001a22:	4b3c      	ldr	r3, [pc, #240]	@ (8001b14 <shell_run+0x114>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f107 010b 	add.w	r1, r7, #11
 8001a2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f007 fd3e 	bl	80094b0 <xQueueReceive>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d15b      	bne.n	8001af2 <shell_run+0xf2>
                continue;
            }
			int size;

			switch (c) {
 8001a3a:	7afb      	ldrb	r3, [r7, #11]
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d036      	beq.n	8001aae <shell_run+0xae>
 8001a40:	2b0d      	cmp	r3, #13
 8001a42:	d141      	bne.n	8001ac8 <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a4a:	4a33      	ldr	r2, [pc, #204]	@ (8001b18 <shell_run+0x118>)
 8001a4c:	2128      	movs	r1, #40	@ 0x28
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f009 fbb6 	bl	800b1c0 <sniprintf>
 8001a54:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a62:	68f9      	ldr	r1, [r7, #12]
 8001a64:	b289      	uxth	r1, r1
 8001a66:	4610      	mov	r0, r2
 8001a68:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1c5a      	adds	r2, r3, #1
 8001a6e:	613a      	str	r2, [r7, #16]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	4413      	add	r3, r2
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001a86:	4a25      	ldr	r2, [pc, #148]	@ (8001b1c <shell_run+0x11c>)
 8001a88:	2128      	movs	r1, #40	@ 0x28
 8001a8a:	f009 fb99 	bl	800b1c0 <sniprintf>
 8001a8e:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a9c:	68f9      	ldr	r1, [r7, #12]
 8001a9e:	b289      	uxth	r1, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]
				break;
 8001aac:	e024      	b.n	8001af8 <shell_run+0xf8>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	dd20      	ble.n	8001af6 <shell_run+0xf6>
					pos--;          //remove it in buffer
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001ac0:	2103      	movs	r1, #3
 8001ac2:	4817      	ldr	r0, [pc, #92]	@ (8001b20 <shell_run+0x120>)
 8001ac4:	4798      	blx	r3
				}
				break;
 8001ac6:	e016      	b.n	8001af6 <shell_run+0xf6>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	2b27      	cmp	r3, #39	@ 0x27
 8001acc:	dc14      	bgt.n	8001af8 <shell_run+0xf8>
					h_shell->drv.transmit(&c, 1);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001ad4:	f107 020b 	add.w	r2, r7, #11
 8001ad8:	2101      	movs	r1, #1
 8001ada:	4610      	mov	r0, r2
 8001adc:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	613a      	str	r2, [r7, #16]
 8001ae4:	7af9      	ldrb	r1, [r7, #11]
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	460a      	mov	r2, r1
 8001aec:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001af0:	e002      	b.n	8001af8 <shell_run+0xf8>
                continue;
 8001af2:	bf00      	nop
 8001af4:	e000      	b.n	8001af8 <shell_run+0xf8>
				break;
 8001af6:	bf00      	nop
		while(reading) {
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d191      	bne.n	8001a22 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001b04:	4619      	mov	r1, r3
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ff0a 	bl	8001920 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8001b0c:	e780      	b.n	8001a10 <shell_run+0x10>
 8001b0e:	bf00      	nop
 8001b10:	0800c4e0 	.word	0x0800c4e0
 8001b14:	20000088 	.word	0x20000088
 8001b18:	0800c4c8 	.word	0x0800c4c8
 8001b1c:	0800c4cc 	.word	0x0800c4cc
 8001b20:	0800c4dc 	.word	0x0800c4dc

08001b24 <shell_uart_isr>:
	}
	return 0;
}


void shell_uart_isr(h_shell_t * h_shell){
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(uartRxQueue, &h_shell->receive_car, &xHigherPriorityTaskWoken);
 8001b30:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <shell_uart_isr+0x50>)
 8001b32:	6818      	ldr	r0, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f503 7179 	add.w	r1, r3, #996	@ 0x3e4
 8001b3a:	f107 020c 	add.w	r2, r7, #12
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f007 fc18 	bl	8009374 <xQueueGenericSendFromISR>
	h_shell->drv.receive(&h_shell->receive_car);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001b50:	4610      	mov	r0, r2
 8001b52:	4798      	blx	r3
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <shell_uart_isr+0x46>
 8001b5a:	4b07      	ldr	r3, [pc, #28]	@ (8001b78 <shell_uart_isr+0x54>)
 8001b5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	f3bf 8f4f 	dsb	sy
 8001b66:	f3bf 8f6f 	isb	sy


}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000088 	.word	0x20000088
 8001b78:	e000ed04 	.word	0xe000ed04

08001b7c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001b80:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001b82:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf4 <MX_SPI3_Init+0x78>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001b88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b94:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001b96:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b9a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9c:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba2:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001baa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bb2:	2218      	movs	r2, #24
 8001bb4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bca:	2207      	movs	r2, #7
 8001bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bce:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bd6:	2208      	movs	r2, #8
 8001bd8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001bda:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <MX_SPI3_Init+0x74>)
 8001bdc:	f004 fd85 	bl	80066ea <HAL_SPI_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001be6:	f7ff faab 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000a14 	.word	0x20000a14
 8001bf4:	40003c00 	.word	0x40003c00

08001bf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	@ 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a25      	ldr	r2, [pc, #148]	@ (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d144      	bne.n	8001ca4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c1a:	4b25      	ldr	r3, [pc, #148]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1e:	4a24      	ldr	r2, [pc, #144]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c24:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c26:	4b22      	ldr	r3, [pc, #136]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c32:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c36:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c38:	f043 0304 	orr.w	r3, r3, #4
 8001c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4a:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	4a18      	ldr	r2, [pc, #96]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c56:	4b16      	ldr	r3, [pc, #88]	@ (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c62:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c70:	2303      	movs	r3, #3
 8001c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c74:	2306      	movs	r3, #6
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480d      	ldr	r0, [pc, #52]	@ (8001cb4 <HAL_SPI_MspInit+0xbc>)
 8001c80:	f000 fe3a 	bl	80028f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c84:	2320      	movs	r3, #32
 8001c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c94:	2306      	movs	r3, #6
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4806      	ldr	r0, [pc, #24]	@ (8001cb8 <HAL_SPI_MspInit+0xc0>)
 8001ca0:	f000 fe2a 	bl	80028f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3728      	adds	r7, #40	@ 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40003c00 	.word	0x40003c00
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	48000800 	.word	0x48000800
 8001cb8:	48000400 	.word	0x48000400

08001cbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc2:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc6:	4a10      	ldr	r2, [pc, #64]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cce:	4b0e      	ldr	r3, [pc, #56]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cda:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cde:	4a0a      	ldr	r2, [pc, #40]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ce6:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <HAL_MspInit+0x4c>)
 8001ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	210f      	movs	r1, #15
 8001cf6:	f06f 0001 	mvn.w	r0, #1
 8001cfa:	f000 fb5d 	bl	80023b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40021000 	.word	0x40021000

08001d0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08c      	sub	sp, #48	@ 0x30
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd4 <HAL_InitTick+0xc8>)
 8001d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d1e:	4a2d      	ldr	r2, [pc, #180]	@ (8001dd4 <HAL_InitTick+0xc8>)
 8001d20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d24:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d26:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd4 <HAL_InitTick+0xc8>)
 8001d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d32:	f107 020c 	add.w	r2, r7, #12
 8001d36:	f107 0310 	add.w	r3, r7, #16
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f002 fbdf 	bl	8004500 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d42:	f002 fbc7 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 8001d46:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d4a:	4a23      	ldr	r2, [pc, #140]	@ (8001dd8 <HAL_InitTick+0xcc>)
 8001d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d50:	0c9b      	lsrs	r3, r3, #18
 8001d52:	3b01      	subs	r3, #1
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d56:	4b21      	ldr	r3, [pc, #132]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d58:	4a21      	ldr	r2, [pc, #132]	@ (8001de0 <HAL_InitTick+0xd4>)
 8001d5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d62:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d64:	4a1d      	ldr	r2, [pc, #116]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d68:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d7c:	4817      	ldr	r0, [pc, #92]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d7e:	f005 fa51 	bl	8007224 <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d11b      	bne.n	8001dc8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d90:	4812      	ldr	r0, [pc, #72]	@ (8001ddc <HAL_InitTick+0xd0>)
 8001d92:	f005 faa9 	bl	80072e8 <HAL_TIM_Base_Start_IT>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d111      	bne.n	8001dc8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001da4:	2019      	movs	r0, #25
 8001da6:	f000 fb23 	bl	80023f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b0f      	cmp	r3, #15
 8001dae:	d808      	bhi.n	8001dc2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001db0:	2200      	movs	r2, #0
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	2019      	movs	r0, #25
 8001db6:	f000 faff 	bl	80023b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dba:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <HAL_InitTick+0xd8>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	e002      	b.n	8001dc8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001dc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3730      	adds	r7, #48	@ 0x30
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	431bde83 	.word	0x431bde83
 8001ddc:	20000a78 	.word	0x20000a78
 8001de0:	40012c00 	.word	0x40012c00
 8001de4:	20000004 	.word	0x20000004

08001de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <NMI_Handler+0x4>

08001df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <HardFault_Handler+0x4>

08001df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <MemManage_Handler+0x4>

08001e00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <BusFault_Handler+0x4>

08001e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e0c:	bf00      	nop
 8001e0e:	e7fd      	b.n	8001e0c <UsageFault_Handler+0x4>

08001e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e14:	bf00      	nop
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
	...

08001e20 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001e24:	4802      	ldr	r0, [pc, #8]	@ (8001e30 <DMA1_Channel6_IRQHandler+0x10>)
 8001e26:	f000 fc88 	bl	800273a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000980 	.word	0x20000980

08001e34 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001e38:	4802      	ldr	r0, [pc, #8]	@ (8001e44 <DMA1_Channel7_IRQHandler+0x10>)
 8001e3a:	f000 fc7e 	bl	800273a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200009c8 	.word	0x200009c8

08001e48 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e4c:	4802      	ldr	r0, [pc, #8]	@ (8001e58 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001e4e:	f005 fabb 	bl	80073c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000a78 	.word	0x20000a78

08001e5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e60:	4802      	ldr	r0, [pc, #8]	@ (8001e6c <USART2_IRQHandler+0x10>)
 8001e62:	f005 fdc9 	bl	80079f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000ac8 	.word	0x20000ac8

08001e70 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	e00a      	b.n	8001e98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e82:	f3af 8000 	nop.w
 8001e86:	4601      	mov	r1, r0
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	1c5a      	adds	r2, r3, #1
 8001e8c:	60ba      	str	r2, [r7, #8]
 8001e8e:	b2ca      	uxtb	r2, r1
 8001e90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	3301      	adds	r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	dbf0      	blt.n	8001e82 <_read+0x12>
  }

  return len;
 8001ea0:	687b      	ldr	r3, [r7, #4]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	60f8      	str	r0, [r7, #12]
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	e009      	b.n	8001ed0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	60ba      	str	r2, [r7, #8]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff f829 	bl	8000f1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	dbf1      	blt.n	8001ebc <_write+0x12>
  }
  return len;
 8001ed8:	687b      	ldr	r3, [r7, #4]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <_close>:

int _close(int file)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f0a:	605a      	str	r2, [r3, #4]
  return 0;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <_isatty>:

int _isatty(int file)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f22:	2301      	movs	r3, #1
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
	...

08001f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f54:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <_sbrk+0x5c>)
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <_sbrk+0x60>)
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f60:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d102      	bne.n	8001f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f68:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <_sbrk+0x64>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	@ (8001fb4 <_sbrk+0x68>)
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d207      	bcs.n	8001f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f7c:	f009 fa46 	bl	800b40c <__errno>
 8001f80:	4603      	mov	r3, r0
 8001f82:	220c      	movs	r2, #12
 8001f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8a:	e009      	b.n	8001fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f92:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <_sbrk+0x64>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <_sbrk+0x64>)
 8001f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20018000 	.word	0x20018000
 8001fac:	00000400 	.word	0x00000400
 8001fb0:	20000ac4 	.word	0x20000ac4
 8001fb4:	20003508 	.word	0x20003508

08001fb8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fbc:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <SystemInit+0x20>)
 8001fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fc2:	4a05      	ldr	r2, [pc, #20]	@ (8001fd8 <SystemInit+0x20>)
 8001fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fe0:	4b14      	ldr	r3, [pc, #80]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8001fe2:	4a15      	ldr	r2, [pc, #84]	@ (8002038 <MX_USART2_UART_Init+0x5c>)
 8001fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fe6:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8001fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fee:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8002002:	220c      	movs	r2, #12
 8002004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8002008:	2200      	movs	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800200c:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8002014:	2200      	movs	r2, #0
 8002016:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 800201a:	2200      	movs	r2, #0
 800201c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <MX_USART2_UART_Init+0x58>)
 8002020:	f005 fbc6 	bl	80077b0 <HAL_UART_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800202a:	f7ff f889 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000ac8 	.word	0x20000ac8
 8002038:	40004400 	.word	0x40004400

0800203c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b0ac      	sub	sp, #176	@ 0xb0
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2288      	movs	r2, #136	@ 0x88
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f009 f928 	bl	800b2b2 <memset>
  if(uartHandle->Instance==USART2)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a25      	ldr	r2, [pc, #148]	@ (80020fc <HAL_UART_MspInit+0xc0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d143      	bne.n	80020f4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800206c:	2302      	movs	r3, #2
 800206e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002070:	2300      	movs	r3, #0
 8002072:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	4618      	mov	r0, r3
 800207a:	f002 fad3 	bl	8004624 <HAL_RCCEx_PeriphCLKConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002084:	f7ff f85c 	bl	8001140 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002088:	4b1d      	ldr	r3, [pc, #116]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 800208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208c:	4a1c      	ldr	r2, [pc, #112]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 800208e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002092:	6593      	str	r3, [r2, #88]	@ 0x58
 8002094:	4b1a      	ldr	r3, [pc, #104]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 8002096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a0:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 80020a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a4:	4a16      	ldr	r2, [pc, #88]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ac:	4b14      	ldr	r3, [pc, #80]	@ (8002100 <HAL_UART_MspInit+0xc4>)
 80020ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020b8:	230c      	movs	r3, #12
 80020ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020d0:	2307      	movs	r3, #7
 80020d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020da:	4619      	mov	r1, r3
 80020dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e0:	f000 fc0a 	bl	80028f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2105      	movs	r1, #5
 80020e8:	2026      	movs	r0, #38	@ 0x26
 80020ea:	f000 f965 	bl	80023b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020ee:	2026      	movs	r0, #38	@ 0x26
 80020f0:	f000 f97e 	bl	80023f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020f4:	bf00      	nop
 80020f6:	37b0      	adds	r7, #176	@ 0xb0
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40004400 	.word	0x40004400
 8002100:	40021000 	.word	0x40021000

08002104 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a04      	ldr	r2, [pc, #16]	@ (8002124 <HAL_UART_RxCpltCallback+0x20>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d102      	bne.n	800211c <HAL_UART_RxCpltCallback+0x18>
    {
    	shell_uart_isr(&shellstruct);
 8002116:	4804      	ldr	r0, [pc, #16]	@ (8002128 <HAL_UART_RxCpltCallback+0x24>)
 8002118:	f7ff fd04 	bl	8001b24 <shell_uart_isr>
    }
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40004400 	.word	0x40004400
 8002128:	20000490 	.word	0x20000490

0800212c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800212c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002164 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002130:	f7ff ff42 	bl	8001fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002134:	480c      	ldr	r0, [pc, #48]	@ (8002168 <LoopForever+0x6>)
  ldr r1, =_edata
 8002136:	490d      	ldr	r1, [pc, #52]	@ (800216c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002138:	4a0d      	ldr	r2, [pc, #52]	@ (8002170 <LoopForever+0xe>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800213c:	e002      	b.n	8002144 <LoopCopyDataInit>

0800213e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002142:	3304      	adds	r3, #4

08002144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002148:	d3f9      	bcc.n	800213e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214a:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <LoopForever+0x12>)
  ldr r4, =_ebss
 800214c:	4c0a      	ldr	r4, [pc, #40]	@ (8002178 <LoopForever+0x16>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002150:	e001      	b.n	8002156 <LoopFillZerobss>

08002152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002154:	3204      	adds	r2, #4

08002156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002158:	d3fb      	bcc.n	8002152 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800215a:	f009 f95d 	bl	800b418 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800215e:	f7fe ff1b 	bl	8000f98 <main>

08002162 <LoopForever>:

LoopForever:
    b LoopForever
 8002162:	e7fe      	b.n	8002162 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002164:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800216c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002170:	0800c670 	.word	0x0800c670
  ldr r2, =_sbss
 8002174:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002178:	20003504 	.word	0x20003504

0800217c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC1_2_IRQHandler>
	...

08002180 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800218a:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <HAL_Init+0x3c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a0b      	ldr	r2, [pc, #44]	@ (80021bc <HAL_Init+0x3c>)
 8002190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002194:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002196:	2003      	movs	r0, #3
 8002198:	f000 f903 	bl	80023a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800219c:	200f      	movs	r0, #15
 800219e:	f7ff fdb5 	bl	8001d0c <HAL_InitTick>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	71fb      	strb	r3, [r7, #7]
 80021ac:	e001      	b.n	80021b2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021ae:	f7ff fd85 	bl	8001cbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021b2:	79fb      	ldrb	r3, [r7, #7]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40022000 	.word	0x40022000

080021c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021c4:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <HAL_IncTick+0x20>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_IncTick+0x24>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4413      	add	r3, r2
 80021d0:	4a04      	ldr	r2, [pc, #16]	@ (80021e4 <HAL_IncTick+0x24>)
 80021d2:	6013      	str	r3, [r2, #0]
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000008 	.word	0x20000008
 80021e4:	20000b50 	.word	0x20000b50

080021e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  return uwTick;
 80021ec:	4b03      	ldr	r3, [pc, #12]	@ (80021fc <HAL_GetTick+0x14>)
 80021ee:	681b      	ldr	r3, [r3, #0]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000b50 	.word	0x20000b50

08002200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002208:	f7ff ffee 	bl	80021e8 <HAL_GetTick>
 800220c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002218:	d005      	beq.n	8002226 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800221a:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <HAL_Delay+0x44>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	461a      	mov	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4413      	add	r3, r2
 8002224:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002226:	bf00      	nop
 8002228:	f7ff ffde 	bl	80021e8 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	429a      	cmp	r2, r3
 8002236:	d8f7      	bhi.n	8002228 <HAL_Delay+0x28>
  {
  }
}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000008 	.word	0x20000008

08002248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002264:	4013      	ands	r3, r2
 8002266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227a:	4a04      	ldr	r2, [pc, #16]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	60d3      	str	r3, [r2, #12]
}
 8002280:	bf00      	nop
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002294:	4b04      	ldr	r3, [pc, #16]	@ (80022a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	0a1b      	lsrs	r3, r3, #8
 800229a:	f003 0307 	and.w	r3, r3, #7
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	db0b      	blt.n	80022d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	f003 021f 	and.w	r2, r3, #31
 80022c4:	4907      	ldr	r1, [pc, #28]	@ (80022e4 <__NVIC_EnableIRQ+0x38>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	2001      	movs	r0, #1
 80022ce:	fa00 f202 	lsl.w	r2, r0, r2
 80022d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000e100 	.word	0xe000e100

080022e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	6039      	str	r1, [r7, #0]
 80022f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	db0a      	blt.n	8002312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	490c      	ldr	r1, [pc, #48]	@ (8002334 <__NVIC_SetPriority+0x4c>)
 8002302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002306:	0112      	lsls	r2, r2, #4
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	440b      	add	r3, r1
 800230c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002310:	e00a      	b.n	8002328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4908      	ldr	r1, [pc, #32]	@ (8002338 <__NVIC_SetPriority+0x50>)
 8002318:	79fb      	ldrb	r3, [r7, #7]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	3b04      	subs	r3, #4
 8002320:	0112      	lsls	r2, r2, #4
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	440b      	add	r3, r1
 8002326:	761a      	strb	r2, [r3, #24]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000e100 	.word	0xe000e100
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	@ 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f1c3 0307 	rsb	r3, r3, #7
 8002356:	2b04      	cmp	r3, #4
 8002358:	bf28      	it	cs
 800235a:	2304      	movcs	r3, #4
 800235c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3304      	adds	r3, #4
 8002362:	2b06      	cmp	r3, #6
 8002364:	d902      	bls.n	800236c <NVIC_EncodePriority+0x30>
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3b03      	subs	r3, #3
 800236a:	e000      	b.n	800236e <NVIC_EncodePriority+0x32>
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	f04f 32ff 	mov.w	r2, #4294967295
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43da      	mvns	r2, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	401a      	ands	r2, r3
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002384:	f04f 31ff 	mov.w	r1, #4294967295
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	43d9      	mvns	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	4313      	orrs	r3, r2
         );
}
 8002396:	4618      	mov	r0, r3
 8002398:	3724      	adds	r7, #36	@ 0x24
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff ff4c 	bl	8002248 <__NVIC_SetPriorityGrouping>
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023ca:	f7ff ff61 	bl	8002290 <__NVIC_GetPriorityGrouping>
 80023ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	68b9      	ldr	r1, [r7, #8]
 80023d4:	6978      	ldr	r0, [r7, #20]
 80023d6:	f7ff ffb1 	bl	800233c <NVIC_EncodePriority>
 80023da:	4602      	mov	r2, r0
 80023dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e0:	4611      	mov	r1, r2
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff ff80 	bl	80022e8 <__NVIC_SetPriority>
}
 80023e8:	bf00      	nop
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff ff54 	bl	80022ac <__NVIC_EnableIRQ>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e098      	b.n	8002550 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	4b4d      	ldr	r3, [pc, #308]	@ (800255c <HAL_DMA_Init+0x150>)
 8002426:	429a      	cmp	r2, r3
 8002428:	d80f      	bhi.n	800244a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	461a      	mov	r2, r3
 8002430:	4b4b      	ldr	r3, [pc, #300]	@ (8002560 <HAL_DMA_Init+0x154>)
 8002432:	4413      	add	r3, r2
 8002434:	4a4b      	ldr	r2, [pc, #300]	@ (8002564 <HAL_DMA_Init+0x158>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	009a      	lsls	r2, r3, #2
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a48      	ldr	r2, [pc, #288]	@ (8002568 <HAL_DMA_Init+0x15c>)
 8002446:	641a      	str	r2, [r3, #64]	@ 0x40
 8002448:	e00e      	b.n	8002468 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	4b46      	ldr	r3, [pc, #280]	@ (800256c <HAL_DMA_Init+0x160>)
 8002452:	4413      	add	r3, r2
 8002454:	4a43      	ldr	r2, [pc, #268]	@ (8002564 <HAL_DMA_Init+0x158>)
 8002456:	fba2 2303 	umull	r2, r3, r2, r3
 800245a:	091b      	lsrs	r3, r3, #4
 800245c:	009a      	lsls	r2, r3, #2
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a42      	ldr	r2, [pc, #264]	@ (8002570 <HAL_DMA_Init+0x164>)
 8002466:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2202      	movs	r2, #2
 800246c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800247e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002482:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800248c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002498:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80024c2:	d039      	beq.n	8002538 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	4a27      	ldr	r2, [pc, #156]	@ (8002568 <HAL_DMA_Init+0x15c>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d11a      	bne.n	8002504 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80024ce:	4b29      	ldr	r3, [pc, #164]	@ (8002574 <HAL_DMA_Init+0x168>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d6:	f003 031c 	and.w	r3, r3, #28
 80024da:	210f      	movs	r1, #15
 80024dc:	fa01 f303 	lsl.w	r3, r1, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	4924      	ldr	r1, [pc, #144]	@ (8002574 <HAL_DMA_Init+0x168>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80024e8:	4b22      	ldr	r3, [pc, #136]	@ (8002574 <HAL_DMA_Init+0x168>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6859      	ldr	r1, [r3, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f4:	f003 031c 	and.w	r3, r3, #28
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	491d      	ldr	r1, [pc, #116]	@ (8002574 <HAL_DMA_Init+0x168>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]
 8002502:	e019      	b.n	8002538 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002504:	4b1c      	ldr	r3, [pc, #112]	@ (8002578 <HAL_DMA_Init+0x16c>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250c:	f003 031c 	and.w	r3, r3, #28
 8002510:	210f      	movs	r1, #15
 8002512:	fa01 f303 	lsl.w	r3, r1, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	4917      	ldr	r1, [pc, #92]	@ (8002578 <HAL_DMA_Init+0x16c>)
 800251a:	4013      	ands	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800251e:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <HAL_DMA_Init+0x16c>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6859      	ldr	r1, [r3, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	f003 031c 	and.w	r3, r3, #28
 800252e:	fa01 f303 	lsl.w	r3, r1, r3
 8002532:	4911      	ldr	r1, [pc, #68]	@ (8002578 <HAL_DMA_Init+0x16c>)
 8002534:	4313      	orrs	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	40020407 	.word	0x40020407
 8002560:	bffdfff8 	.word	0xbffdfff8
 8002564:	cccccccd 	.word	0xcccccccd
 8002568:	40020000 	.word	0x40020000
 800256c:	bffdfbf8 	.word	0xbffdfbf8
 8002570:	40020400 	.word	0x40020400
 8002574:	400200a8 	.word	0x400200a8
 8002578:	400204a8 	.word	0x400204a8

0800257c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
 8002588:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_DMA_Start_IT+0x20>
 8002598:	2302      	movs	r3, #2
 800259a:	e04b      	b.n	8002634 <HAL_DMA_Start_IT+0xb8>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d13a      	bne.n	8002626 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0201 	bic.w	r2, r2, #1
 80025cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	68b9      	ldr	r1, [r7, #8]
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 f95f 	bl	8002898 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d008      	beq.n	80025f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 020e 	orr.w	r2, r2, #14
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	e00f      	b.n	8002614 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0204 	bic.w	r2, r2, #4
 8002602:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 020a 	orr.w	r2, r2, #10
 8002612:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0201 	orr.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e005      	b.n	8002632 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800262e:	2302      	movs	r3, #2
 8002630:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002632:	7dfb      	ldrb	r3, [r7, #23]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002644:	2300      	movs	r3, #0
 8002646:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d008      	beq.n	8002666 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2204      	movs	r2, #4
 8002658:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e022      	b.n	80026ac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 020e 	bic.w	r2, r2, #14
 8002674:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0201 	bic.w	r2, r2, #1
 8002684:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268a:	f003 021c 	and.w	r2, r3, #28
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	2101      	movs	r1, #1
 8002694:	fa01 f202 	lsl.w	r2, r1, r2
 8002698:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d005      	beq.n	80026dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2204      	movs	r2, #4
 80026d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
 80026da:	e029      	b.n	8002730 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 020e 	bic.w	r2, r2, #14
 80026ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0201 	bic.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002700:	f003 021c 	and.w	r2, r3, #28
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002708:	2101      	movs	r1, #1
 800270a:	fa01 f202 	lsl.w	r2, r1, r2
 800270e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	4798      	blx	r3
    }
  }
  return status;
 8002730:	7bfb      	ldrb	r3, [r7, #15]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b084      	sub	sp, #16
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	f003 031c 	and.w	r3, r3, #28
 800275a:	2204      	movs	r2, #4
 800275c:	409a      	lsls	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	4013      	ands	r3, r2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d026      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x7a>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d021      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	2b00      	cmp	r3, #0
 800277c:	d107      	bne.n	800278e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0204 	bic.w	r2, r2, #4
 800278c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002792:	f003 021c 	and.w	r2, r3, #28
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	2104      	movs	r1, #4
 800279c:	fa01 f202 	lsl.w	r2, r1, r2
 80027a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d071      	beq.n	800288e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027b2:	e06c      	b.n	800288e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b8:	f003 031c 	and.w	r3, r3, #28
 80027bc:	2202      	movs	r2, #2
 80027be:	409a      	lsls	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d02e      	beq.n	8002826 <HAL_DMA_IRQHandler+0xec>
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d029      	beq.n	8002826 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0320 	and.w	r3, r3, #32
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10b      	bne.n	80027f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 020a 	bic.w	r2, r2, #10
 80027ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fc:	f003 021c 	and.w	r2, r3, #28
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	2102      	movs	r1, #2
 8002806:	fa01 f202 	lsl.w	r2, r1, r2
 800280a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002818:	2b00      	cmp	r3, #0
 800281a:	d038      	beq.n	800288e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002824:	e033      	b.n	800288e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	f003 031c 	and.w	r3, r3, #28
 800282e:	2208      	movs	r2, #8
 8002830:	409a      	lsls	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	4013      	ands	r3, r2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d02a      	beq.n	8002890 <HAL_DMA_IRQHandler+0x156>
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f003 0308 	and.w	r3, r3, #8
 8002840:	2b00      	cmp	r3, #0
 8002842:	d025      	beq.n	8002890 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 020e 	bic.w	r2, r2, #14
 8002852:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002858:	f003 021c 	and.w	r2, r3, #28
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	2101      	movs	r1, #1
 8002862:	fa01 f202 	lsl.w	r2, r1, r2
 8002866:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002882:	2b00      	cmp	r3, #0
 8002884:	d004      	beq.n	8002890 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800288e:	bf00      	nop
 8002890:	bf00      	nop
}
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	f003 021c 	and.w	r2, r3, #28
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b2:	2101      	movs	r1, #1
 80028b4:	fa01 f202 	lsl.w	r2, r1, r2
 80028b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b10      	cmp	r3, #16
 80028c8:	d108      	bne.n	80028dc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028da:	e007      	b.n	80028ec <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	60da      	str	r2, [r3, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002902:	2300      	movs	r3, #0
 8002904:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002906:	e17f      	b.n	8002c08 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	2101      	movs	r1, #1
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	fa01 f303 	lsl.w	r3, r1, r3
 8002914:	4013      	ands	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 8171 	beq.w	8002c02 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b01      	cmp	r3, #1
 800292a:	d005      	beq.n	8002938 <HAL_GPIO_Init+0x40>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d130      	bne.n	800299a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	2203      	movs	r2, #3
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800296e:	2201      	movs	r2, #1
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4013      	ands	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	091b      	lsrs	r3, r3, #4
 8002984:	f003 0201 	and.w	r2, r3, #1
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d118      	bne.n	80029d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029ac:	2201      	movs	r2, #1
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	4013      	ands	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	08db      	lsrs	r3, r3, #3
 80029c2:	f003 0201 	and.w	r2, r3, #1
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	2b03      	cmp	r3, #3
 80029e2:	d017      	beq.n	8002a14 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	2203      	movs	r2, #3
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4013      	ands	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d123      	bne.n	8002a68 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	08da      	lsrs	r2, r3, #3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3208      	adds	r2, #8
 8002a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	220f      	movs	r2, #15
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	08da      	lsrs	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3208      	adds	r2, #8
 8002a62:	6939      	ldr	r1, [r7, #16]
 8002a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	2203      	movs	r2, #3
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f003 0203 	and.w	r2, r3, #3
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 80ac 	beq.w	8002c02 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c28 <HAL_GPIO_Init+0x330>)
 8002aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aae:	4a5e      	ldr	r2, [pc, #376]	@ (8002c28 <HAL_GPIO_Init+0x330>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c28 <HAL_GPIO_Init+0x330>)
 8002ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ac2:	4a5a      	ldr	r2, [pc, #360]	@ (8002c2c <HAL_GPIO_Init+0x334>)
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	089b      	lsrs	r3, r3, #2
 8002ac8:	3302      	adds	r3, #2
 8002aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	220f      	movs	r2, #15
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002aec:	d025      	beq.n	8002b3a <HAL_GPIO_Init+0x242>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a4f      	ldr	r2, [pc, #316]	@ (8002c30 <HAL_GPIO_Init+0x338>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d01f      	beq.n	8002b36 <HAL_GPIO_Init+0x23e>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a4e      	ldr	r2, [pc, #312]	@ (8002c34 <HAL_GPIO_Init+0x33c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d019      	beq.n	8002b32 <HAL_GPIO_Init+0x23a>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a4d      	ldr	r2, [pc, #308]	@ (8002c38 <HAL_GPIO_Init+0x340>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d013      	beq.n	8002b2e <HAL_GPIO_Init+0x236>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a4c      	ldr	r2, [pc, #304]	@ (8002c3c <HAL_GPIO_Init+0x344>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d00d      	beq.n	8002b2a <HAL_GPIO_Init+0x232>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a4b      	ldr	r2, [pc, #300]	@ (8002c40 <HAL_GPIO_Init+0x348>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d007      	beq.n	8002b26 <HAL_GPIO_Init+0x22e>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a4a      	ldr	r2, [pc, #296]	@ (8002c44 <HAL_GPIO_Init+0x34c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d101      	bne.n	8002b22 <HAL_GPIO_Init+0x22a>
 8002b1e:	2306      	movs	r3, #6
 8002b20:	e00c      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b22:	2307      	movs	r3, #7
 8002b24:	e00a      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b26:	2305      	movs	r3, #5
 8002b28:	e008      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	e006      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e004      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e002      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_GPIO_Init+0x244>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	f002 0203 	and.w	r2, r2, #3
 8002b42:	0092      	lsls	r2, r2, #2
 8002b44:	4093      	lsls	r3, r2
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b4c:	4937      	ldr	r1, [pc, #220]	@ (8002c2c <HAL_GPIO_Init+0x334>)
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	089b      	lsrs	r3, r3, #2
 8002b52:	3302      	adds	r3, #2
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4013      	ands	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b7e:	4a32      	ldr	r2, [pc, #200]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b84:	4b30      	ldr	r3, [pc, #192]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	4013      	ands	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ba8:	4a27      	ldr	r2, [pc, #156]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bae:	4b26      	ldr	r3, [pc, #152]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4013      	ands	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bfc:	4a12      	ldr	r2, [pc, #72]	@ (8002c48 <HAL_GPIO_Init+0x350>)
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	3301      	adds	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f47f ae78 	bne.w	8002908 <HAL_GPIO_Init+0x10>
  }
}
 8002c18:	bf00      	nop
 8002c1a:	bf00      	nop
 8002c1c:	371c      	adds	r7, #28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40010000 	.word	0x40010000
 8002c30:	48000400 	.word	0x48000400
 8002c34:	48000800 	.word	0x48000800
 8002c38:	48000c00 	.word	0x48000c00
 8002c3c:	48001000 	.word	0x48001000
 8002c40:	48001400 	.word	0x48001400
 8002c44:	48001800 	.word	0x48001800
 8002c48:	40010400 	.word	0x40010400

08002c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c5c:	787b      	ldrb	r3, [r7, #1]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c6a:	887a      	ldrh	r2, [r7, #2]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c8e:	887a      	ldrh	r2, [r7, #2]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4013      	ands	r3, r2
 8002c94:	041a      	lsls	r2, r3, #16
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	43d9      	mvns	r1, r3
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	400b      	ands	r3, r1
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	619a      	str	r2, [r3, #24]
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e08d      	b.n	8002dde <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d106      	bne.n	8002cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7fe f8c2 	bl	8000e60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2224      	movs	r2, #36	@ 0x24
 8002ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d107      	bne.n	8002d2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	e006      	b.n	8002d38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d108      	bne.n	8002d52 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d4e:	605a      	str	r2, [r3, #4]
 8002d50:	e007      	b.n	8002d62 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69d9      	ldr	r1, [r3, #28]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	4608      	mov	r0, r1
 8002df2:	4611      	mov	r1, r2
 8002df4:	461a      	mov	r2, r3
 8002df6:	4603      	mov	r3, r0
 8002df8:	817b      	strh	r3, [r7, #10]
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	813b      	strh	r3, [r7, #8]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	f040 80f9 	bne.w	8003002 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e10:	6a3b      	ldr	r3, [r7, #32]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <HAL_I2C_Mem_Write+0x34>
 8002e16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d105      	bne.n	8002e28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0ed      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <HAL_I2C_Mem_Write+0x4e>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e0e6      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e3e:	f7ff f9d3 	bl	80021e8 <HAL_GetTick>
 8002e42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	2319      	movs	r3, #25
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 fac3 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0d1      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2221      	movs	r2, #33	@ 0x21
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2240      	movs	r2, #64	@ 0x40
 8002e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a3a      	ldr	r2, [r7, #32]
 8002e7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e88:	88f8      	ldrh	r0, [r7, #6]
 8002e8a:	893a      	ldrh	r2, [r7, #8]
 8002e8c:	8979      	ldrh	r1, [r7, #10]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	9301      	str	r3, [sp, #4]
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	4603      	mov	r3, r0
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f9d3 	bl	8003244 <I2C_RequestMemoryWrite>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d005      	beq.n	8002eb0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0a9      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	2bff      	cmp	r3, #255	@ 0xff
 8002eb8:	d90e      	bls.n	8002ed8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	22ff      	movs	r2, #255	@ 0xff
 8002ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	8979      	ldrh	r1, [r7, #10]
 8002ec8:	2300      	movs	r3, #0
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 fc47 	bl	8003764 <I2C_TransferConfig>
 8002ed6:	e00f      	b.n	8002ef8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	8979      	ldrh	r1, [r7, #10]
 8002eea:	2300      	movs	r3, #0
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 fc36 	bl	8003764 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 fac6 	bl	800348e <I2C_WaitOnTXISFlagUntilTimeout>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e07b      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f10:	781a      	ldrb	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d034      	beq.n	8002fb0 <HAL_I2C_Mem_Write+0x1c8>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d130      	bne.n	8002fb0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f54:	2200      	movs	r2, #0
 8002f56:	2180      	movs	r1, #128	@ 0x80
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f000 fa3f 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e04d      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	2bff      	cmp	r3, #255	@ 0xff
 8002f70:	d90e      	bls.n	8002f90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	22ff      	movs	r2, #255	@ 0xff
 8002f76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f7c:	b2da      	uxtb	r2, r3
 8002f7e:	8979      	ldrh	r1, [r7, #10]
 8002f80:	2300      	movs	r3, #0
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 fbeb 	bl	8003764 <I2C_TransferConfig>
 8002f8e:	e00f      	b.n	8002fb0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	8979      	ldrh	r1, [r7, #10]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 fbda 	bl	8003764 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d19e      	bne.n	8002ef8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 faac 	bl	800351c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e01a      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <HAL_I2C_Mem_Write+0x224>)
 8002fe2:	400b      	ands	r3, r1
 8002fe4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e000      	b.n	8003004 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003002:	2302      	movs	r3, #2
  }
}
 8003004:	4618      	mov	r0, r3
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	fe00e800 	.word	0xfe00e800

08003010 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b088      	sub	sp, #32
 8003014:	af02      	add	r7, sp, #8
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	4608      	mov	r0, r1
 800301a:	4611      	mov	r1, r2
 800301c:	461a      	mov	r2, r3
 800301e:	4603      	mov	r3, r0
 8003020:	817b      	strh	r3, [r7, #10]
 8003022:	460b      	mov	r3, r1
 8003024:	813b      	strh	r3, [r7, #8]
 8003026:	4613      	mov	r3, r2
 8003028:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b20      	cmp	r3, #32
 8003034:	f040 80fd 	bne.w	8003232 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d002      	beq.n	8003044 <HAL_I2C_Mem_Read+0x34>
 800303e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003040:	2b00      	cmp	r3, #0
 8003042:	d105      	bne.n	8003050 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800304a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e0f1      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_I2C_Mem_Read+0x4e>
 800305a:	2302      	movs	r3, #2
 800305c:	e0ea      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003066:	f7ff f8bf 	bl	80021e8 <HAL_GetTick>
 800306a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	2319      	movs	r3, #25
 8003072:	2201      	movs	r2, #1
 8003074:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 f9af 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0d5      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2222      	movs	r2, #34	@ 0x22
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2240      	movs	r2, #64	@ 0x40
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a3a      	ldr	r2, [r7, #32]
 80030a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030b0:	88f8      	ldrh	r0, [r7, #6]
 80030b2:	893a      	ldrh	r2, [r7, #8]
 80030b4:	8979      	ldrh	r1, [r7, #10]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	9301      	str	r3, [sp, #4]
 80030ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	4603      	mov	r3, r0
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f913 	bl	80032ec <I2C_RequestMemoryRead>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e0ad      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	2bff      	cmp	r3, #255	@ 0xff
 80030e0:	d90e      	bls.n	8003100 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	8979      	ldrh	r1, [r7, #10]
 80030f0:	4b52      	ldr	r3, [pc, #328]	@ (800323c <HAL_I2C_Mem_Read+0x22c>)
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 fb33 	bl	8003764 <I2C_TransferConfig>
 80030fe:	e00f      	b.n	8003120 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800310e:	b2da      	uxtb	r2, r3
 8003110:	8979      	ldrh	r1, [r7, #10]
 8003112:	4b4a      	ldr	r3, [pc, #296]	@ (800323c <HAL_I2C_Mem_Read+0x22c>)
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 fb22 	bl	8003764 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003126:	2200      	movs	r2, #0
 8003128:	2104      	movs	r1, #4
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 f956 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e07c      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003162:	b29b      	uxth	r3, r3
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003170:	b29b      	uxth	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d034      	beq.n	80031e0 <HAL_I2C_Mem_Read+0x1d0>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317a:	2b00      	cmp	r3, #0
 800317c:	d130      	bne.n	80031e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003184:	2200      	movs	r2, #0
 8003186:	2180      	movs	r1, #128	@ 0x80
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 f927 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e04d      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800319c:	b29b      	uxth	r3, r3
 800319e:	2bff      	cmp	r3, #255	@ 0xff
 80031a0:	d90e      	bls.n	80031c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	8979      	ldrh	r1, [r7, #10]
 80031b0:	2300      	movs	r3, #0
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 fad3 	bl	8003764 <I2C_TransferConfig>
 80031be:	e00f      	b.n	80031e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	8979      	ldrh	r1, [r7, #10]
 80031d2:	2300      	movs	r3, #0
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fac2 	bl	8003764 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d19a      	bne.n	8003120 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f994 	bl	800351c <I2C_WaitOnSTOPFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e01a      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2220      	movs	r2, #32
 8003204:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6859      	ldr	r1, [r3, #4]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <HAL_I2C_Mem_Read+0x230>)
 8003212:	400b      	ands	r3, r1
 8003214:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800322e:	2300      	movs	r3, #0
 8003230:	e000      	b.n	8003234 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003232:	2302      	movs	r3, #2
  }
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	80002400 	.word	0x80002400
 8003240:	fe00e800 	.word	0xfe00e800

08003244 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af02      	add	r7, sp, #8
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	4608      	mov	r0, r1
 800324e:	4611      	mov	r1, r2
 8003250:	461a      	mov	r2, r3
 8003252:	4603      	mov	r3, r0
 8003254:	817b      	strh	r3, [r7, #10]
 8003256:	460b      	mov	r3, r1
 8003258:	813b      	strh	r3, [r7, #8]
 800325a:	4613      	mov	r3, r2
 800325c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	b2da      	uxtb	r2, r3
 8003262:	8979      	ldrh	r1, [r7, #10]
 8003264:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <I2C_RequestMemoryWrite+0xa4>)
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 fa79 	bl	8003764 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003272:	69fa      	ldr	r2, [r7, #28]
 8003274:	69b9      	ldr	r1, [r7, #24]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 f909 	bl	800348e <I2C_WaitOnTXISFlagUntilTimeout>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e02c      	b.n	80032e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d105      	bne.n	8003298 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800328c:	893b      	ldrh	r3, [r7, #8]
 800328e:	b2da      	uxtb	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28
 8003296:	e015      	b.n	80032c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003298:	893b      	ldrh	r3, [r7, #8]
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	b29b      	uxth	r3, r3
 800329e:	b2da      	uxtb	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	69b9      	ldr	r1, [r7, #24]
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 f8ef 	bl	800348e <I2C_WaitOnTXISFlagUntilTimeout>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e012      	b.n	80032e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032ba:	893b      	ldrh	r3, [r7, #8]
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2200      	movs	r2, #0
 80032cc:	2180      	movs	r1, #128	@ 0x80
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 f884 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	80002000 	.word	0x80002000

080032ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	4608      	mov	r0, r1
 80032f6:	4611      	mov	r1, r2
 80032f8:	461a      	mov	r2, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	817b      	strh	r3, [r7, #10]
 80032fe:	460b      	mov	r3, r1
 8003300:	813b      	strh	r3, [r7, #8]
 8003302:	4613      	mov	r3, r2
 8003304:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003306:	88fb      	ldrh	r3, [r7, #6]
 8003308:	b2da      	uxtb	r2, r3
 800330a:	8979      	ldrh	r1, [r7, #10]
 800330c:	4b20      	ldr	r3, [pc, #128]	@ (8003390 <I2C_RequestMemoryRead+0xa4>)
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2300      	movs	r3, #0
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fa26 	bl	8003764 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003318:	69fa      	ldr	r2, [r7, #28]
 800331a:	69b9      	ldr	r1, [r7, #24]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 f8b6 	bl	800348e <I2C_WaitOnTXISFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e02c      	b.n	8003386 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d105      	bne.n	800333e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003332:	893b      	ldrh	r3, [r7, #8]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	629a      	str	r2, [r3, #40]	@ 0x28
 800333c:	e015      	b.n	800336a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800333e:	893b      	ldrh	r3, [r7, #8]
 8003340:	0a1b      	lsrs	r3, r3, #8
 8003342:	b29b      	uxth	r3, r3
 8003344:	b2da      	uxtb	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334c:	69fa      	ldr	r2, [r7, #28]
 800334e:	69b9      	ldr	r1, [r7, #24]
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f89c 	bl	800348e <I2C_WaitOnTXISFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e012      	b.n	8003386 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003360:	893b      	ldrh	r3, [r7, #8]
 8003362:	b2da      	uxtb	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	2200      	movs	r2, #0
 8003372:	2140      	movs	r1, #64	@ 0x40
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 f831 	bl	80033dc <I2C_WaitOnFlagUntilTimeout>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	80002000 	.word	0x80002000

08003394 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d103      	bne.n	80033b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2200      	movs	r2, #0
 80033b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d007      	beq.n	80033d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699a      	ldr	r2, [r3, #24]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	619a      	str	r2, [r3, #24]
  }
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	4613      	mov	r3, r2
 80033ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033ec:	e03b      	b.n	8003466 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	6839      	ldr	r1, [r7, #0]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f8d6 	bl	80035a4 <I2C_IsErrorOccurred>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e041      	b.n	8003486 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003408:	d02d      	beq.n	8003466 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340a:	f7fe feed 	bl	80021e8 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d302      	bcc.n	8003420 <I2C_WaitOnFlagUntilTimeout+0x44>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d122      	bne.n	8003466 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699a      	ldr	r2, [r3, #24]
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	4013      	ands	r3, r2
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	429a      	cmp	r2, r3
 800342e:	bf0c      	ite	eq
 8003430:	2301      	moveq	r3, #1
 8003432:	2300      	movne	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	461a      	mov	r2, r3
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	429a      	cmp	r2, r3
 800343c:	d113      	bne.n	8003466 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f043 0220 	orr.w	r2, r3, #32
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2220      	movs	r2, #32
 800344e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e00f      	b.n	8003486 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	699a      	ldr	r2, [r3, #24]
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4013      	ands	r3, r2
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	bf0c      	ite	eq
 8003476:	2301      	moveq	r3, #1
 8003478:	2300      	movne	r3, #0
 800347a:	b2db      	uxtb	r3, r3
 800347c:	461a      	mov	r2, r3
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	429a      	cmp	r2, r3
 8003482:	d0b4      	beq.n	80033ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b084      	sub	sp, #16
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800349a:	e033      	b.n	8003504 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	68b9      	ldr	r1, [r7, #8]
 80034a0:	68f8      	ldr	r0, [r7, #12]
 80034a2:	f000 f87f 	bl	80035a4 <I2C_IsErrorOccurred>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e031      	b.n	8003514 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b6:	d025      	beq.n	8003504 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b8:	f7fe fe96 	bl	80021e8 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d302      	bcc.n	80034ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d11a      	bne.n	8003504 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d013      	beq.n	8003504 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e0:	f043 0220 	orr.w	r2, r3, #32
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e007      	b.n	8003514 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b02      	cmp	r3, #2
 8003510:	d1c4      	bne.n	800349c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003528:	e02f      	b.n	800358a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 f838 	bl	80035a4 <I2C_IsErrorOccurred>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e02d      	b.n	800359a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800353e:	f7fe fe53 	bl	80021e8 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	429a      	cmp	r2, r3
 800354c:	d302      	bcc.n	8003554 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d11a      	bne.n	800358a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b20      	cmp	r3, #32
 8003560:	d013      	beq.n	800358a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e007      	b.n	800359a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b20      	cmp	r3, #32
 8003596:	d1c8      	bne.n	800352a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08a      	sub	sp, #40	@ 0x28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d068      	beq.n	80036a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2210      	movs	r2, #16
 80035d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035d8:	e049      	b.n	800366e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e0:	d045      	beq.n	800366e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035e2:	f7fe fe01 	bl	80021e8 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d302      	bcc.n	80035f8 <I2C_IsErrorOccurred+0x54>
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d13a      	bne.n	800366e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003602:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800360a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003616:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800361a:	d121      	bne.n	8003660 <I2C_IsErrorOccurred+0xbc>
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003622:	d01d      	beq.n	8003660 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003624:	7cfb      	ldrb	r3, [r7, #19]
 8003626:	2b20      	cmp	r3, #32
 8003628:	d01a      	beq.n	8003660 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003638:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800363a:	f7fe fdd5 	bl	80021e8 <HAL_GetTick>
 800363e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003640:	e00e      	b.n	8003660 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003642:	f7fe fdd1 	bl	80021e8 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b19      	cmp	r3, #25
 800364e:	d907      	bls.n	8003660 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	f043 0320 	orr.w	r3, r3, #32
 8003656:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800365e:	e006      	b.n	800366e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	f003 0320 	and.w	r3, r3, #32
 800366a:	2b20      	cmp	r3, #32
 800366c:	d1e9      	bne.n	8003642 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b20      	cmp	r3, #32
 800367a:	d003      	beq.n	8003684 <I2C_IsErrorOccurred+0xe0>
 800367c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003680:	2b00      	cmp	r3, #0
 8003682:	d0aa      	beq.n	80035da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003688:	2b00      	cmp	r3, #0
 800368a:	d103      	bne.n	8003694 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2220      	movs	r2, #32
 8003692:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	f043 0304 	orr.w	r3, r3, #4
 800369a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00b      	beq.n	80036cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80036b4:	6a3b      	ldr	r3, [r7, #32]
 80036b6:	f043 0301 	orr.w	r3, r3, #1
 80036ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80036d6:	6a3b      	ldr	r3, [r7, #32]
 80036d8:	f043 0308 	orr.w	r3, r3, #8
 80036dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00b      	beq.n	8003710 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	f043 0302 	orr.w	r3, r3, #2
 80036fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003708:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003710:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003714:	2b00      	cmp	r3, #0
 8003716:	d01c      	beq.n	8003752 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff fe3b 	bl	8003394 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6859      	ldr	r1, [r3, #4]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <I2C_IsErrorOccurred+0x1bc>)
 800372a:	400b      	ands	r3, r1
 800372c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	431a      	orrs	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2220      	movs	r2, #32
 800373e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003752:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003756:	4618      	mov	r0, r3
 8003758:	3728      	adds	r7, #40	@ 0x28
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	fe00e800 	.word	0xfe00e800

08003764 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	460b      	mov	r3, r1
 8003770:	817b      	strh	r3, [r7, #10]
 8003772:	4613      	mov	r3, r2
 8003774:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003776:	897b      	ldrh	r3, [r7, #10]
 8003778:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800377c:	7a7b      	ldrb	r3, [r7, #9]
 800377e:	041b      	lsls	r3, r3, #16
 8003780:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003784:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	4313      	orrs	r3, r2
 800378e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003792:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	0d5b      	lsrs	r3, r3, #21
 800379e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80037a2:	4b08      	ldr	r3, [pc, #32]	@ (80037c4 <I2C_TransferConfig+0x60>)
 80037a4:	430b      	orrs	r3, r1
 80037a6:	43db      	mvns	r3, r3
 80037a8:	ea02 0103 	and.w	r1, r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	430a      	orrs	r2, r1
 80037b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037b6:	bf00      	nop
 80037b8:	371c      	adds	r7, #28
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	03ff63ff 	.word	0x03ff63ff

080037c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b20      	cmp	r3, #32
 80037dc:	d138      	bne.n	8003850 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e032      	b.n	8003852 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2224      	movs	r2, #36	@ 0x24
 80037f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0201 	bic.w	r2, r2, #1
 800380a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800381a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6819      	ldr	r1, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 0201 	orr.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2220      	movs	r2, #32
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	e000      	b.n	8003852 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003850:	2302      	movs	r3, #2
  }
}
 8003852:	4618      	mov	r0, r3
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800385e:	b480      	push	{r7}
 8003860:	b085      	sub	sp, #20
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b20      	cmp	r3, #32
 8003872:	d139      	bne.n	80038e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800387e:	2302      	movs	r3, #2
 8003880:	e033      	b.n	80038ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2224      	movs	r2, #36	@ 0x24
 800388e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	021b      	lsls	r3, r3, #8
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0201 	orr.w	r2, r2, #1
 80038d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e000      	b.n	80038ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038e8:	2302      	movs	r3, #2
  }
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
	...

080038f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038fc:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <HAL_PWREx_GetVoltageRange+0x18>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	40007000 	.word	0x40007000

08003914 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003922:	d130      	bne.n	8003986 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003924:	4b23      	ldr	r3, [pc, #140]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800392c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003930:	d038      	beq.n	80039a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003932:	4b20      	ldr	r3, [pc, #128]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800393a:	4a1e      	ldr	r2, [pc, #120]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800393c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003940:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003942:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2232      	movs	r2, #50	@ 0x32
 8003948:	fb02 f303 	mul.w	r3, r2, r3
 800394c:	4a1b      	ldr	r2, [pc, #108]	@ (80039bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	0c9b      	lsrs	r3, r3, #18
 8003954:	3301      	adds	r3, #1
 8003956:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003958:	e002      	b.n	8003960 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	3b01      	subs	r3, #1
 800395e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003960:	4b14      	ldr	r3, [pc, #80]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396c:	d102      	bne.n	8003974 <HAL_PWREx_ControlVoltageScaling+0x60>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1f2      	bne.n	800395a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003974:	4b0f      	ldr	r3, [pc, #60]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003980:	d110      	bne.n	80039a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e00f      	b.n	80039a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003986:	4b0b      	ldr	r3, [pc, #44]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800398e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003992:	d007      	beq.n	80039a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003994:	4b07      	ldr	r3, [pc, #28]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800399c:	4a05      	ldr	r2, [pc, #20]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800399e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40007000 	.word	0x40007000
 80039b8:	20000000 	.word	0x20000000
 80039bc:	431bde83 	.word	0x431bde83

080039c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e3ca      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039d2:	4b97      	ldr	r3, [pc, #604]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 030c 	and.w	r3, r3, #12
 80039da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039dc:	4b94      	ldr	r3, [pc, #592]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f003 0303 	and.w	r3, r3, #3
 80039e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0310 	and.w	r3, r3, #16
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 80e4 	beq.w	8003bbc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d007      	beq.n	8003a0a <HAL_RCC_OscConfig+0x4a>
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b0c      	cmp	r3, #12
 80039fe:	f040 808b 	bne.w	8003b18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	f040 8087 	bne.w	8003b18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a0a:	4b89      	ldr	r3, [pc, #548]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_RCC_OscConfig+0x62>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e3a2      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1a      	ldr	r2, [r3, #32]
 8003a26:	4b82      	ldr	r3, [pc, #520]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_RCC_OscConfig+0x7c>
 8003a32:	4b7f      	ldr	r3, [pc, #508]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a3a:	e005      	b.n	8003a48 <HAL_RCC_OscConfig+0x88>
 8003a3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a42:	091b      	lsrs	r3, r3, #4
 8003a44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d223      	bcs.n	8003a94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fd87 	bl	8004564 <RCC_SetFlashLatencyFromMSIRange>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e383      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a60:	4b73      	ldr	r3, [pc, #460]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a72      	ldr	r2, [pc, #456]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a66:	f043 0308 	orr.w	r3, r3, #8
 8003a6a:	6013      	str	r3, [r2, #0]
 8003a6c:	4b70      	ldr	r3, [pc, #448]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	496d      	ldr	r1, [pc, #436]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a7e:	4b6c      	ldr	r3, [pc, #432]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	4968      	ldr	r1, [pc, #416]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
 8003a92:	e025      	b.n	8003ae0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a94:	4b66      	ldr	r3, [pc, #408]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a65      	ldr	r2, [pc, #404]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003a9a:	f043 0308 	orr.w	r3, r3, #8
 8003a9e:	6013      	str	r3, [r2, #0]
 8003aa0:	4b63      	ldr	r3, [pc, #396]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	4960      	ldr	r1, [pc, #384]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ab2:	4b5f      	ldr	r3, [pc, #380]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	495b      	ldr	r1, [pc, #364]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d109      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fd47 	bl	8004564 <RCC_SetFlashLatencyFromMSIRange>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e343      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ae0:	f000 fc4a 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	4b52      	ldr	r3, [pc, #328]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	091b      	lsrs	r3, r3, #4
 8003aec:	f003 030f 	and.w	r3, r3, #15
 8003af0:	4950      	ldr	r1, [pc, #320]	@ (8003c34 <HAL_RCC_OscConfig+0x274>)
 8003af2:	5ccb      	ldrb	r3, [r1, r3]
 8003af4:	f003 031f 	and.w	r3, r3, #31
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
 8003afc:	4a4e      	ldr	r2, [pc, #312]	@ (8003c38 <HAL_RCC_OscConfig+0x278>)
 8003afe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b00:	4b4e      	ldr	r3, [pc, #312]	@ (8003c3c <HAL_RCC_OscConfig+0x27c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7fe f901 	bl	8001d0c <HAL_InitTick>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d052      	beq.n	8003bba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	e327      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d032      	beq.n	8003b86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b20:	4b43      	ldr	r3, [pc, #268]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a42      	ldr	r2, [pc, #264]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fb5c 	bl	80021e8 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b34:	f7fe fb58 	bl	80021e8 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e310      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b46:	4b3a      	ldr	r3, [pc, #232]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0f0      	beq.n	8003b34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b52:	4b37      	ldr	r3, [pc, #220]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a36      	ldr	r2, [pc, #216]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b58:	f043 0308 	orr.w	r3, r3, #8
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	4b34      	ldr	r3, [pc, #208]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	4931      	ldr	r1, [pc, #196]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b70:	4b2f      	ldr	r3, [pc, #188]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	492c      	ldr	r1, [pc, #176]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	604b      	str	r3, [r1, #4]
 8003b84:	e01a      	b.n	8003bbc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b86:	4b2a      	ldr	r3, [pc, #168]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a29      	ldr	r2, [pc, #164]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b92:	f7fe fb29 	bl	80021e8 <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b9a:	f7fe fb25 	bl	80021e8 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e2dd      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bac:	4b20      	ldr	r3, [pc, #128]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1f0      	bne.n	8003b9a <HAL_RCC_OscConfig+0x1da>
 8003bb8:	e000      	b.n	8003bbc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003bba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d074      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	2b08      	cmp	r3, #8
 8003bcc:	d005      	beq.n	8003bda <HAL_RCC_OscConfig+0x21a>
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	2b0c      	cmp	r3, #12
 8003bd2:	d10e      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	d10b      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bda:	4b15      	ldr	r3, [pc, #84]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d064      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x2f0>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d160      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e2ba      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bfa:	d106      	bne.n	8003c0a <HAL_RCC_OscConfig+0x24a>
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a0b      	ldr	r2, [pc, #44]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	e026      	b.n	8003c58 <HAL_RCC_OscConfig+0x298>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c12:	d115      	bne.n	8003c40 <HAL_RCC_OscConfig+0x280>
 8003c14:	4b06      	ldr	r3, [pc, #24]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a05      	ldr	r2, [pc, #20]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003c1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c1e:	6013      	str	r3, [r2, #0]
 8003c20:	4b03      	ldr	r3, [pc, #12]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a02      	ldr	r2, [pc, #8]	@ (8003c30 <HAL_RCC_OscConfig+0x270>)
 8003c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	e014      	b.n	8003c58 <HAL_RCC_OscConfig+0x298>
 8003c2e:	bf00      	nop
 8003c30:	40021000 	.word	0x40021000
 8003c34:	0800c4e4 	.word	0x0800c4e4
 8003c38:	20000000 	.word	0x20000000
 8003c3c:	20000004 	.word	0x20000004
 8003c40:	4ba0      	ldr	r3, [pc, #640]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a9f      	ldr	r2, [pc, #636]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a9c      	ldr	r2, [pc, #624]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c60:	f7fe fac2 	bl	80021e8 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe fabe 	bl	80021e8 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	@ 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e276      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c7a:	4b92      	ldr	r3, [pc, #584]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0x2a8>
 8003c86:	e014      	b.n	8003cb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe faae 	bl	80021e8 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c90:	f7fe faaa 	bl	80021e8 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	@ 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e262      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ca2:	4b88      	ldr	r3, [pc, #544]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x2d0>
 8003cae:	e000      	b.n	8003cb2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d060      	beq.n	8003d80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x310>
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2b0c      	cmp	r3, #12
 8003cc8:	d119      	bne.n	8003cfe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d116      	bne.n	8003cfe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cd0:	4b7c      	ldr	r3, [pc, #496]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d005      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x328>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d101      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e23f      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce8:	4b76      	ldr	r3, [pc, #472]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	061b      	lsls	r3, r3, #24
 8003cf6:	4973      	ldr	r1, [pc, #460]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cfc:	e040      	b.n	8003d80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d023      	beq.n	8003d4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d06:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d12:	f7fe fa69 	bl	80021e8 <HAL_GetTick>
 8003d16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d18:	e008      	b.n	8003d2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1a:	f7fe fa65 	bl	80021e8 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d901      	bls.n	8003d2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e21d      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d2c:	4b65      	ldr	r3, [pc, #404]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0f0      	beq.n	8003d1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d38:	4b62      	ldr	r3, [pc, #392]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	061b      	lsls	r3, r3, #24
 8003d46:	495f      	ldr	r1, [pc, #380]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	604b      	str	r3, [r1, #4]
 8003d4c:	e018      	b.n	8003d80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a5c      	ldr	r2, [pc, #368]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5a:	f7fe fa45 	bl	80021e8 <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d62:	f7fe fa41 	bl	80021e8 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e1f9      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d74:	4b53      	ldr	r3, [pc, #332]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1f0      	bne.n	8003d62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d03c      	beq.n	8003e06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d01c      	beq.n	8003dce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d94:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d9a:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da4:	f7fe fa20 	bl	80021e8 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fa1c 	bl	80021e8 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e1d4      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003dbe:	4b41      	ldr	r3, [pc, #260]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0ef      	beq.n	8003dac <HAL_RCC_OscConfig+0x3ec>
 8003dcc:	e01b      	b.n	8003e06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dce:	4b3d      	ldr	r3, [pc, #244]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dd4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003dd6:	f023 0301 	bic.w	r3, r3, #1
 8003dda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dde:	f7fe fa03 	bl	80021e8 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de6:	f7fe f9ff 	bl	80021e8 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e1b7      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003df8:	4b32      	ldr	r3, [pc, #200]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1ef      	bne.n	8003de6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 80a6 	beq.w	8003f60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e14:	2300      	movs	r3, #0
 8003e16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e18:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10d      	bne.n	8003e40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e24:	4b27      	ldr	r3, [pc, #156]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e28:	4a26      	ldr	r2, [pc, #152]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e30:	4b24      	ldr	r3, [pc, #144]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e38:	60bb      	str	r3, [r7, #8]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e40:	4b21      	ldr	r3, [pc, #132]	@ (8003ec8 <HAL_RCC_OscConfig+0x508>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d118      	bne.n	8003e7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ec8 <HAL_RCC_OscConfig+0x508>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec8 <HAL_RCC_OscConfig+0x508>)
 8003e52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e58:	f7fe f9c6 	bl	80021e8 <HAL_GetTick>
 8003e5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e60:	f7fe f9c2 	bl	80021e8 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e17a      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e72:	4b15      	ldr	r3, [pc, #84]	@ (8003ec8 <HAL_RCC_OscConfig+0x508>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f0      	beq.n	8003e60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d108      	bne.n	8003e98 <HAL_RCC_OscConfig+0x4d8>
 8003e86:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e96:	e029      	b.n	8003eec <HAL_RCC_OscConfig+0x52c>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	2b05      	cmp	r3, #5
 8003e9e:	d115      	bne.n	8003ecc <HAL_RCC_OscConfig+0x50c>
 8003ea0:	4b08      	ldr	r3, [pc, #32]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea6:	4a07      	ldr	r2, [pc, #28]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003ea8:	f043 0304 	orr.w	r3, r3, #4
 8003eac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003eb0:	4b04      	ldr	r3, [pc, #16]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb6:	4a03      	ldr	r2, [pc, #12]	@ (8003ec4 <HAL_RCC_OscConfig+0x504>)
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ec0:	e014      	b.n	8003eec <HAL_RCC_OscConfig+0x52c>
 8003ec2:	bf00      	nop
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40007000 	.word	0x40007000
 8003ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed2:	4a9b      	ldr	r2, [pc, #620]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ed4:	f023 0301 	bic.w	r3, r3, #1
 8003ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003edc:	4b98      	ldr	r3, [pc, #608]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee2:	4a97      	ldr	r2, [pc, #604]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ee4:	f023 0304 	bic.w	r3, r3, #4
 8003ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d016      	beq.n	8003f22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef4:	f7fe f978 	bl	80021e8 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efa:	e00a      	b.n	8003f12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efc:	f7fe f974 	bl	80021e8 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e12a      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f12:	4b8b      	ldr	r3, [pc, #556]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0ed      	beq.n	8003efc <HAL_RCC_OscConfig+0x53c>
 8003f20:	e015      	b.n	8003f4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f22:	f7fe f961 	bl	80021e8 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fe f95d 	bl	80021e8 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e113      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f40:	4b7f      	ldr	r3, [pc, #508]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1ed      	bne.n	8003f2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f4e:	7ffb      	ldrb	r3, [r7, #31]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d105      	bne.n	8003f60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f54:	4b7a      	ldr	r3, [pc, #488]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f58:	4a79      	ldr	r2, [pc, #484]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003f5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 80fe 	beq.w	8004166 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	f040 80d0 	bne.w	8004114 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f74:	4b72      	ldr	r3, [pc, #456]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f003 0203 	and.w	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d130      	bne.n	8003fea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f92:	3b01      	subs	r3, #1
 8003f94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d127      	bne.n	8003fea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d11f      	bne.n	8003fea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003fb4:	2a07      	cmp	r2, #7
 8003fb6:	bf14      	ite	ne
 8003fb8:	2201      	movne	r2, #1
 8003fba:	2200      	moveq	r2, #0
 8003fbc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d113      	bne.n	8003fea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fcc:	085b      	lsrs	r3, r3, #1
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d109      	bne.n	8003fea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d06e      	beq.n	80040c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b0c      	cmp	r3, #12
 8003fee:	d069      	beq.n	80040c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ff0:	4b53      	ldr	r3, [pc, #332]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d105      	bne.n	8004008 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ffc:	4b50      	ldr	r3, [pc, #320]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0ad      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800400c:	4b4c      	ldr	r3, [pc, #304]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a4b      	ldr	r2, [pc, #300]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004012:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004016:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004018:	f7fe f8e6 	bl	80021e8 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004020:	f7fe f8e2 	bl	80021e8 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e09a      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004032:	4b43      	ldr	r3, [pc, #268]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f0      	bne.n	8004020 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800403e:	4b40      	ldr	r3, [pc, #256]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	4b40      	ldr	r3, [pc, #256]	@ (8004144 <HAL_RCC_OscConfig+0x784>)
 8004044:	4013      	ands	r3, r2
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800404e:	3a01      	subs	r2, #1
 8004050:	0112      	lsls	r2, r2, #4
 8004052:	4311      	orrs	r1, r2
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004058:	0212      	lsls	r2, r2, #8
 800405a:	4311      	orrs	r1, r2
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004060:	0852      	lsrs	r2, r2, #1
 8004062:	3a01      	subs	r2, #1
 8004064:	0552      	lsls	r2, r2, #21
 8004066:	4311      	orrs	r1, r2
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800406c:	0852      	lsrs	r2, r2, #1
 800406e:	3a01      	subs	r2, #1
 8004070:	0652      	lsls	r2, r2, #25
 8004072:	4311      	orrs	r1, r2
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004078:	0912      	lsrs	r2, r2, #4
 800407a:	0452      	lsls	r2, r2, #17
 800407c:	430a      	orrs	r2, r1
 800407e:	4930      	ldr	r1, [pc, #192]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004080:	4313      	orrs	r3, r2
 8004082:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004084:	4b2e      	ldr	r3, [pc, #184]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a2d      	ldr	r2, [pc, #180]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 800408a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800408e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004090:	4b2b      	ldr	r3, [pc, #172]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4a2a      	ldr	r2, [pc, #168]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004096:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800409a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800409c:	f7fe f8a4 	bl	80021e8 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a4:	f7fe f8a0 	bl	80021e8 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e058      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b6:	4b22      	ldr	r3, [pc, #136]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040c2:	e050      	b.n	8004166 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e04f      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d148      	bne.n	8004166 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80040d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a19      	ldr	r2, [pc, #100]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040e0:	4b17      	ldr	r3, [pc, #92]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	4a16      	ldr	r2, [pc, #88]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 80040e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040ec:	f7fe f87c 	bl	80021e8 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f4:	f7fe f878 	bl	80021e8 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e030      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004106:	4b0e      	ldr	r3, [pc, #56]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0x734>
 8004112:	e028      	b.n	8004166 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b0c      	cmp	r3, #12
 8004118:	d023      	beq.n	8004162 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411a:	4b09      	ldr	r3, [pc, #36]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a08      	ldr	r2, [pc, #32]	@ (8004140 <HAL_RCC_OscConfig+0x780>)
 8004120:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004124:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004126:	f7fe f85f 	bl	80021e8 <HAL_GetTick>
 800412a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800412c:	e00c      	b.n	8004148 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412e:	f7fe f85b 	bl	80021e8 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d905      	bls.n	8004148 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e013      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
 8004140:	40021000 	.word	0x40021000
 8004144:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004148:	4b09      	ldr	r3, [pc, #36]	@ (8004170 <HAL_RCC_OscConfig+0x7b0>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1ec      	bne.n	800412e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004154:	4b06      	ldr	r3, [pc, #24]	@ (8004170 <HAL_RCC_OscConfig+0x7b0>)
 8004156:	68da      	ldr	r2, [r3, #12]
 8004158:	4905      	ldr	r1, [pc, #20]	@ (8004170 <HAL_RCC_OscConfig+0x7b0>)
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <HAL_RCC_OscConfig+0x7b4>)
 800415c:	4013      	ands	r3, r2
 800415e:	60cb      	str	r3, [r1, #12]
 8004160:	e001      	b.n	8004166 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3720      	adds	r7, #32
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40021000 	.word	0x40021000
 8004174:	feeefffc 	.word	0xfeeefffc

08004178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e0e7      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800418c:	4b75      	ldr	r3, [pc, #468]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	429a      	cmp	r2, r3
 8004198:	d910      	bls.n	80041bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419a:	4b72      	ldr	r3, [pc, #456]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 0207 	bic.w	r2, r3, #7
 80041a2:	4970      	ldr	r1, [pc, #448]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041aa:	4b6e      	ldr	r3, [pc, #440]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0307 	and.w	r3, r3, #7
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d001      	beq.n	80041bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0cf      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d010      	beq.n	80041ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	4b66      	ldr	r3, [pc, #408]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d908      	bls.n	80041ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d8:	4b63      	ldr	r3, [pc, #396]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4960      	ldr	r1, [pc, #384]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d04c      	beq.n	8004290 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d107      	bne.n	800420e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d121      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e0a6      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d107      	bne.n	8004226 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004216:	4b54      	ldr	r3, [pc, #336]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d115      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e09a      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d107      	bne.n	800423e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800422e:	4b4e      	ldr	r3, [pc, #312]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d109      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e08e      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800423e:	4b4a      	ldr	r3, [pc, #296]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e086      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800424e:	4b46      	ldr	r3, [pc, #280]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f023 0203 	bic.w	r2, r3, #3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	4943      	ldr	r1, [pc, #268]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 800425c:	4313      	orrs	r3, r2
 800425e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004260:	f7fd ffc2 	bl	80021e8 <HAL_GetTick>
 8004264:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004266:	e00a      	b.n	800427e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004268:	f7fd ffbe 	bl	80021e8 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004276:	4293      	cmp	r3, r2
 8004278:	d901      	bls.n	800427e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e06e      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800427e:	4b3a      	ldr	r3, [pc, #232]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 020c 	and.w	r2, r3, #12
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	429a      	cmp	r2, r3
 800428e:	d1eb      	bne.n	8004268 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d010      	beq.n	80042be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	4b31      	ldr	r3, [pc, #196]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d208      	bcs.n	80042be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	492b      	ldr	r1, [pc, #172]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042be:	4b29      	ldr	r3, [pc, #164]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d210      	bcs.n	80042ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042cc:	4b25      	ldr	r3, [pc, #148]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f023 0207 	bic.w	r2, r3, #7
 80042d4:	4923      	ldr	r1, [pc, #140]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	4313      	orrs	r3, r2
 80042da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042dc:	4b21      	ldr	r3, [pc, #132]	@ (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d001      	beq.n	80042ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e036      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	4918      	ldr	r1, [pc, #96]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	4313      	orrs	r3, r2
 800430a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0308 	and.w	r3, r3, #8
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004318:	4b13      	ldr	r3, [pc, #76]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4910      	ldr	r1, [pc, #64]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004328:	4313      	orrs	r3, r2
 800432a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800432c:	f000 f824 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	091b      	lsrs	r3, r3, #4
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	490b      	ldr	r1, [pc, #44]	@ (800436c <HAL_RCC_ClockConfig+0x1f4>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	fa22 f303 	lsr.w	r3, r2, r3
 8004348:	4a09      	ldr	r2, [pc, #36]	@ (8004370 <HAL_RCC_ClockConfig+0x1f8>)
 800434a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800434c:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <HAL_RCC_ClockConfig+0x1fc>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7fd fcdb 	bl	8001d0c <HAL_InitTick>
 8004356:	4603      	mov	r3, r0
 8004358:	72fb      	strb	r3, [r7, #11]

  return status;
 800435a:	7afb      	ldrb	r3, [r7, #11]
}
 800435c:	4618      	mov	r0, r3
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40022000 	.word	0x40022000
 8004368:	40021000 	.word	0x40021000
 800436c:	0800c4e4 	.word	0x0800c4e4
 8004370:	20000000 	.word	0x20000000
 8004374:	20000004 	.word	0x20000004

08004378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004378:	b480      	push	{r7}
 800437a:	b089      	sub	sp, #36	@ 0x24
 800437c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	2300      	movs	r3, #0
 8004384:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004386:	4b3e      	ldr	r3, [pc, #248]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
 800438e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004390:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 0303 	and.w	r3, r3, #3
 8004398:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_RCC_GetSysClockFreq+0x34>
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	2b0c      	cmp	r3, #12
 80043a4:	d121      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d11e      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043ac:	4b34      	ldr	r3, [pc, #208]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043b8:	4b31      	ldr	r3, [pc, #196]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	e005      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004484 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10d      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d102      	bne.n	80043f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043f0:	4b25      	ldr	r3, [pc, #148]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	e004      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	d101      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043fc:	4b23      	ldr	r3, [pc, #140]	@ (800448c <HAL_RCC_GetSysClockFreq+0x114>)
 80043fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d134      	bne.n	8004470 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004406:	4b1e      	ldr	r3, [pc, #120]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d003      	beq.n	800441e <HAL_RCC_GetSysClockFreq+0xa6>
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b03      	cmp	r3, #3
 800441a:	d003      	beq.n	8004424 <HAL_RCC_GetSysClockFreq+0xac>
 800441c:	e005      	b.n	800442a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800441e:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 8004420:	617b      	str	r3, [r7, #20]
      break;
 8004422:	e005      	b.n	8004430 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004424:	4b19      	ldr	r3, [pc, #100]	@ (800448c <HAL_RCC_GetSysClockFreq+0x114>)
 8004426:	617b      	str	r3, [r7, #20]
      break;
 8004428:	e002      	b.n	8004430 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	617b      	str	r3, [r7, #20]
      break;
 800442e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004430:	4b13      	ldr	r3, [pc, #76]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	3301      	adds	r3, #1
 800443c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800443e:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	0a1b      	lsrs	r3, r3, #8
 8004444:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	fb03 f202 	mul.w	r2, r3, r2
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	fbb2 f3f3 	udiv	r3, r2, r3
 8004454:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004456:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	0e5b      	lsrs	r3, r3, #25
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	3301      	adds	r3, #1
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	fbb2 f3f3 	udiv	r3, r2, r3
 800446e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004470:	69bb      	ldr	r3, [r7, #24]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3724      	adds	r7, #36	@ 0x24
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40021000 	.word	0x40021000
 8004484:	0800c4fc 	.word	0x0800c4fc
 8004488:	00f42400 	.word	0x00f42400
 800448c:	007a1200 	.word	0x007a1200

08004490 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004494:	4b03      	ldr	r3, [pc, #12]	@ (80044a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004496:	681b      	ldr	r3, [r3, #0]
}
 8004498:	4618      	mov	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20000000 	.word	0x20000000

080044a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044ac:	f7ff fff0 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044b0:	4602      	mov	r2, r0
 80044b2:	4b06      	ldr	r3, [pc, #24]	@ (80044cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	4904      	ldr	r1, [pc, #16]	@ (80044d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044be:	5ccb      	ldrb	r3, [r1, r3]
 80044c0:	f003 031f 	and.w	r3, r3, #31
 80044c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	40021000 	.word	0x40021000
 80044d0:	0800c4f4 	.word	0x0800c4f4

080044d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044d8:	f7ff ffda 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044dc:	4602      	mov	r2, r0
 80044de:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	0adb      	lsrs	r3, r3, #11
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	4904      	ldr	r1, [pc, #16]	@ (80044fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80044ea:	5ccb      	ldrb	r3, [r1, r3]
 80044ec:	f003 031f 	and.w	r3, r3, #31
 80044f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	0800c4f4 	.word	0x0800c4f4

08004500 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	220f      	movs	r2, #15
 800450e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004510:	4b12      	ldr	r3, [pc, #72]	@ (800455c <HAL_RCC_GetClockConfig+0x5c>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0203 	and.w	r2, r3, #3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800451c:	4b0f      	ldr	r3, [pc, #60]	@ (800455c <HAL_RCC_GetClockConfig+0x5c>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004528:	4b0c      	ldr	r3, [pc, #48]	@ (800455c <HAL_RCC_GetClockConfig+0x5c>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004534:	4b09      	ldr	r3, [pc, #36]	@ (800455c <HAL_RCC_GetClockConfig+0x5c>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	08db      	lsrs	r3, r3, #3
 800453a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004542:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <HAL_RCC_GetClockConfig+0x60>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0207 	and.w	r2, r3, #7
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	601a      	str	r2, [r3, #0]
}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40021000 	.word	0x40021000
 8004560:	40022000 	.word	0x40022000

08004564 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800456c:	2300      	movs	r3, #0
 800456e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004570:	4b2a      	ldr	r3, [pc, #168]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800457c:	f7ff f9bc 	bl	80038f8 <HAL_PWREx_GetVoltageRange>
 8004580:	6178      	str	r0, [r7, #20]
 8004582:	e014      	b.n	80045ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004584:	4b25      	ldr	r3, [pc, #148]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004588:	4a24      	ldr	r2, [pc, #144]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800458e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004590:	4b22      	ldr	r3, [pc, #136]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800459c:	f7ff f9ac 	bl	80038f8 <HAL_PWREx_GetVoltageRange>
 80045a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045a2:	4b1e      	ldr	r3, [pc, #120]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a6:	4a1d      	ldr	r2, [pc, #116]	@ (800461c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b4:	d10b      	bne.n	80045ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b80      	cmp	r3, #128	@ 0x80
 80045ba:	d919      	bls.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2ba0      	cmp	r3, #160	@ 0xa0
 80045c0:	d902      	bls.n	80045c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045c2:	2302      	movs	r3, #2
 80045c4:	613b      	str	r3, [r7, #16]
 80045c6:	e013      	b.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045c8:	2301      	movs	r3, #1
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	e010      	b.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b80      	cmp	r3, #128	@ 0x80
 80045d2:	d902      	bls.n	80045da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045d4:	2303      	movs	r3, #3
 80045d6:	613b      	str	r3, [r7, #16]
 80045d8:	e00a      	b.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b80      	cmp	r3, #128	@ 0x80
 80045de:	d102      	bne.n	80045e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045e0:	2302      	movs	r3, #2
 80045e2:	613b      	str	r3, [r7, #16]
 80045e4:	e004      	b.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b70      	cmp	r3, #112	@ 0x70
 80045ea:	d101      	bne.n	80045f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045ec:	2301      	movs	r3, #1
 80045ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f023 0207 	bic.w	r2, r3, #7
 80045f8:	4909      	ldr	r1, [pc, #36]	@ (8004620 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004600:	4b07      	ldr	r3, [pc, #28]	@ (8004620 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	429a      	cmp	r2, r3
 800460c:	d001      	beq.n	8004612 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40021000 	.word	0x40021000
 8004620:	40022000 	.word	0x40022000

08004624 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800462c:	2300      	movs	r3, #0
 800462e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004630:	2300      	movs	r3, #0
 8004632:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800463c:	2b00      	cmp	r3, #0
 800463e:	d041      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004644:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004648:	d02a      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800464a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800464e:	d824      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004650:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004654:	d008      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004656:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800465a:	d81e      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004660:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004664:	d010      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004666:	e018      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004668:	4b86      	ldr	r3, [pc, #536]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	4a85      	ldr	r2, [pc, #532]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004672:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004674:	e015      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3304      	adds	r3, #4
 800467a:	2100      	movs	r1, #0
 800467c:	4618      	mov	r0, r3
 800467e:	f001 f829 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004682:	4603      	mov	r3, r0
 8004684:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004686:	e00c      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3320      	adds	r3, #32
 800468c:	2100      	movs	r1, #0
 800468e:	4618      	mov	r0, r3
 8004690:	f001 f914 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8004694:	4603      	mov	r3, r0
 8004696:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004698:	e003      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	74fb      	strb	r3, [r7, #19]
      break;
 800469e:	e000      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80046a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046a2:	7cfb      	ldrb	r3, [r7, #19]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046a8:	4b76      	ldr	r3, [pc, #472]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046b6:	4973      	ldr	r1, [pc, #460]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80046be:	e001      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d041      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046d8:	d02a      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80046da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046de:	d824      	bhi.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046e4:	d008      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046ea:	d81e      	bhi.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80046f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046f4:	d010      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046f6:	e018      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046f8:	4b62      	ldr	r3, [pc, #392]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	4a61      	ldr	r2, [pc, #388]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004702:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004704:	e015      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	3304      	adds	r3, #4
 800470a:	2100      	movs	r1, #0
 800470c:	4618      	mov	r0, r3
 800470e:	f000 ffe1 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004712:	4603      	mov	r3, r0
 8004714:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004716:	e00c      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	3320      	adds	r3, #32
 800471c:	2100      	movs	r1, #0
 800471e:	4618      	mov	r0, r3
 8004720:	f001 f8cc 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8004724:	4603      	mov	r3, r0
 8004726:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004728:	e003      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	74fb      	strb	r3, [r7, #19]
      break;
 800472e:	e000      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004730:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10b      	bne.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004738:	4b52      	ldr	r3, [pc, #328]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004746:	494f      	ldr	r1, [pc, #316]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800474e:	e001      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004750:	7cfb      	ldrb	r3, [r7, #19]
 8004752:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 80a0 	beq.w	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004762:	2300      	movs	r3, #0
 8004764:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004766:	4b47      	ldr	r3, [pc, #284]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004776:	2300      	movs	r3, #0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00d      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800477c:	4b41      	ldr	r3, [pc, #260]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004780:	4a40      	ldr	r2, [pc, #256]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004786:	6593      	str	r3, [r2, #88]	@ 0x58
 8004788:	4b3e      	ldr	r3, [pc, #248]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004790:	60bb      	str	r3, [r7, #8]
 8004792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004794:	2301      	movs	r3, #1
 8004796:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004798:	4b3b      	ldr	r3, [pc, #236]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a3a      	ldr	r2, [pc, #232]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800479e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047a4:	f7fd fd20 	bl	80021e8 <HAL_GetTick>
 80047a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047aa:	e009      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ac:	f7fd fd1c 	bl	80021e8 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d902      	bls.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	74fb      	strb	r3, [r7, #19]
        break;
 80047be:	e005      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047c0:	4b31      	ldr	r3, [pc, #196]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0ef      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80047cc:	7cfb      	ldrb	r3, [r7, #19]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d15c      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01f      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d019      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047f0:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047fc:	4b21      	ldr	r3, [pc, #132]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004802:	4a20      	ldr	r2, [pc, #128]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800480c:	4b1d      	ldr	r3, [pc, #116]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004812:	4a1c      	ldr	r2, [pc, #112]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800481c:	4a19      	ldr	r2, [pc, #100]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d016      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482e:	f7fd fcdb 	bl	80021e8 <HAL_GetTick>
 8004832:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004834:	e00b      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004836:	f7fd fcd7 	bl	80021e8 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004844:	4293      	cmp	r3, r2
 8004846:	d902      	bls.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	74fb      	strb	r3, [r7, #19]
            break;
 800484c:	e006      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0ec      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800485c:	7cfb      	ldrb	r3, [r7, #19]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10c      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004862:	4b08      	ldr	r3, [pc, #32]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004868:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004872:	4904      	ldr	r1, [pc, #16]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004874:	4313      	orrs	r3, r2
 8004876:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800487a:	e009      	b.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800487c:	7cfb      	ldrb	r3, [r7, #19]
 800487e:	74bb      	strb	r3, [r7, #18]
 8004880:	e006      	b.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004882:	bf00      	nop
 8004884:	40021000 	.word	0x40021000
 8004888:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800488c:	7cfb      	ldrb	r3, [r7, #19]
 800488e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004890:	7c7b      	ldrb	r3, [r7, #17]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d105      	bne.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004896:	4b9e      	ldr	r3, [pc, #632]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489a:	4a9d      	ldr	r2, [pc, #628]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800489c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00a      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048ae:	4b98      	ldr	r3, [pc, #608]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b4:	f023 0203 	bic.w	r2, r3, #3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048bc:	4994      	ldr	r1, [pc, #592]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00a      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048d0:	4b8f      	ldr	r3, [pc, #572]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d6:	f023 020c 	bic.w	r2, r3, #12
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048de:	498c      	ldr	r1, [pc, #560]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0304 	and.w	r3, r3, #4
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00a      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048f2:	4b87      	ldr	r3, [pc, #540]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	4983      	ldr	r1, [pc, #524]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004902:	4313      	orrs	r3, r2
 8004904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0308 	and.w	r3, r3, #8
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00a      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004914:	4b7e      	ldr	r3, [pc, #504]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	497b      	ldr	r1, [pc, #492]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0310 	and.w	r3, r3, #16
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004936:	4b76      	ldr	r3, [pc, #472]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004944:	4972      	ldr	r1, [pc, #456]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0320 	and.w	r3, r3, #32
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004958:	4b6d      	ldr	r3, [pc, #436]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004966:	496a      	ldr	r1, [pc, #424]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800497a:	4b65      	ldr	r3, [pc, #404]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004980:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004988:	4961      	ldr	r1, [pc, #388]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00a      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800499c:	4b5c      	ldr	r3, [pc, #368]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049aa:	4959      	ldr	r1, [pc, #356]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049be:	4b54      	ldr	r3, [pc, #336]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049cc:	4950      	ldr	r1, [pc, #320]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ee:	4948      	ldr	r1, [pc, #288]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a02:	4b43      	ldr	r3, [pc, #268]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a10:	493f      	ldr	r1, [pc, #252]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d028      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a24:	4b3a      	ldr	r3, [pc, #232]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a32:	4937      	ldr	r1, [pc, #220]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a42:	d106      	bne.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a44:	4b32      	ldr	r3, [pc, #200]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	4a31      	ldr	r2, [pc, #196]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a4e:	60d3      	str	r3, [r2, #12]
 8004a50:	e011      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a5a:	d10c      	bne.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	2101      	movs	r1, #1
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fe36 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a6c:	7cfb      	ldrb	r3, [r7, #19]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004a72:	7cfb      	ldrb	r3, [r7, #19]
 8004a74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d028      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a82:	4b23      	ldr	r3, [pc, #140]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a90:	491f      	ldr	r1, [pc, #124]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004aa0:	d106      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	4a1a      	ldr	r2, [pc, #104]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aac:	60d3      	str	r3, [r2, #12]
 8004aae:	e011      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ab8:	d10c      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3304      	adds	r3, #4
 8004abe:	2101      	movs	r1, #1
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 fe07 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004aca:	7cfb      	ldrb	r3, [r7, #19]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004ad0:	7cfb      	ldrb	r3, [r7, #19]
 8004ad2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d02b      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aee:	4908      	ldr	r1, [pc, #32]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004afe:	d109      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b00:	4b03      	ldr	r3, [pc, #12]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	4a02      	ldr	r2, [pc, #8]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b0a:	60d3      	str	r3, [r2, #12]
 8004b0c:	e014      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b0e:	bf00      	nop
 8004b10:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3304      	adds	r3, #4
 8004b22:	2101      	movs	r1, #1
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 fdd5 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b2e:	7cfb      	ldrb	r3, [r7, #19]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b34:	7cfb      	ldrb	r3, [r7, #19]
 8004b36:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d02f      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b44:	4b2b      	ldr	r3, [pc, #172]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b52:	4928      	ldr	r1, [pc, #160]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b62:	d10d      	bne.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3304      	adds	r3, #4
 8004b68:	2102      	movs	r1, #2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fdb2 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d014      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004b7a:	7cfb      	ldrb	r3, [r7, #19]
 8004b7c:	74bb      	strb	r3, [r7, #18]
 8004b7e:	e011      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b88:	d10c      	bne.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	3320      	adds	r3, #32
 8004b8e:	2102      	movs	r1, #2
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fe93 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8004b96:	4603      	mov	r3, r0
 8004b98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b9a:	7cfb      	ldrb	r3, [r7, #19]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ba0:	7cfb      	ldrb	r3, [r7, #19]
 8004ba2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004bb0:	4b10      	ldr	r3, [pc, #64]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bbe:	490d      	ldr	r1, [pc, #52]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00b      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bd2:	4b08      	ldr	r3, [pc, #32]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004be2:	4904      	ldr	r1, [pc, #16]	@ (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bea:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40021000 	.word	0x40021000

08004bf8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004c00:	2300      	movs	r3, #0
 8004c02:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c0a:	d13e      	bne.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004c0c:	4bb2      	ldr	r3, [pc, #712]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c16:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c1e:	d028      	beq.n	8004c72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c26:	f200 8542 	bhi.w	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c30:	d005      	beq.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c38:	d00e      	beq.n	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004c3a:	f000 bd38 	b.w	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c3e:	4ba6      	ldr	r3, [pc, #664]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	f040 8532 	bne.w	80056b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c52:	61fb      	str	r3, [r7, #28]
      break;
 8004c54:	f000 bd2d 	b.w	80056b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004c58:	4b9f      	ldr	r3, [pc, #636]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	f040 8527 	bne.w	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004c68:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c6c:	61fb      	str	r3, [r7, #28]
      break;
 8004c6e:	f000 bd22 	b.w	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004c72:	4b99      	ldr	r3, [pc, #612]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c7e:	f040 851c 	bne.w	80056ba <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004c82:	4b96      	ldr	r3, [pc, #600]	@ (8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004c84:	61fb      	str	r3, [r7, #28]
      break;
 8004c86:	f000 bd18 	b.w	80056ba <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c8a:	4b93      	ldr	r3, [pc, #588]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d036      	beq.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	d840      	bhi.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d003      	beq.n	8004cae <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d020      	beq.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004cac:	e039      	b.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004cae:	4b8a      	ldr	r3, [pc, #552]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d116      	bne.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004cba:	4b87      	ldr	r3, [pc, #540]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0308 	and.w	r3, r3, #8
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d005      	beq.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004cc6:	4b84      	ldr	r3, [pc, #528]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	091b      	lsrs	r3, r3, #4
 8004ccc:	f003 030f 	and.w	r3, r3, #15
 8004cd0:	e005      	b.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004cd2:	4b81      	ldr	r3, [pc, #516]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd8:	0a1b      	lsrs	r3, r3, #8
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	4a80      	ldr	r2, [pc, #512]	@ (8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004ce6:	e01f      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61bb      	str	r3, [r7, #24]
      break;
 8004cec:	e01c      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cee:	4b7a      	ldr	r3, [pc, #488]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cfa:	d102      	bne.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004cfc:	4b79      	ldr	r3, [pc, #484]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004cfe:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004d00:	e012      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61bb      	str	r3, [r7, #24]
      break;
 8004d06:	e00f      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d08:	4b73      	ldr	r3, [pc, #460]	@ (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d14:	d102      	bne.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004d16:	4b74      	ldr	r3, [pc, #464]	@ (8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004d18:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004d1a:	e005      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	61bb      	str	r3, [r7, #24]
      break;
 8004d20:	e002      	b.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	61bb      	str	r3, [r7, #24]
      break;
 8004d26:	bf00      	nop
    }

    switch(PeriphClk)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d2e:	f000 80dd 	beq.w	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d38:	f200 84c1 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d42:	f000 80d3 	beq.w	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d4c:	f200 84b7 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d56:	f000 835f 	beq.w	8005418 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d60:	f200 84ad 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d6a:	f000 847e 	beq.w	800566a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d74:	f200 84a3 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d7e:	f000 82cd 	beq.w	800531c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d88:	f200 8499 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d92:	f000 80ab 	beq.w	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d9c:	f200 848f 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da6:	f000 8090 	beq.w	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db0:	f200 8485 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dba:	d07f      	beq.n	8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dc2:	f200 847c 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dcc:	f000 8403 	beq.w	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd6:	f200 8472 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004de0:	f000 83af 	beq.w	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dea:	f200 8468 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004df4:	f000 8379 	beq.w	80054ea <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dfe:	f200 845e 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2b80      	cmp	r3, #128	@ 0x80
 8004e06:	f000 8344 	beq.w	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b80      	cmp	r3, #128	@ 0x80
 8004e0e:	f200 8456 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d84b      	bhi.n	8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 844f 	beq.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	2b1f      	cmp	r3, #31
 8004e26:	f200 844a 	bhi.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e30:	08005019 	.word	0x08005019
 8004e34:	08005087 	.word	0x08005087
 8004e38:	080056bf 	.word	0x080056bf
 8004e3c:	0800511b 	.word	0x0800511b
 8004e40:	080056bf 	.word	0x080056bf
 8004e44:	080056bf 	.word	0x080056bf
 8004e48:	080056bf 	.word	0x080056bf
 8004e4c:	080051a1 	.word	0x080051a1
 8004e50:	080056bf 	.word	0x080056bf
 8004e54:	080056bf 	.word	0x080056bf
 8004e58:	080056bf 	.word	0x080056bf
 8004e5c:	080056bf 	.word	0x080056bf
 8004e60:	080056bf 	.word	0x080056bf
 8004e64:	080056bf 	.word	0x080056bf
 8004e68:	080056bf 	.word	0x080056bf
 8004e6c:	08005219 	.word	0x08005219
 8004e70:	080056bf 	.word	0x080056bf
 8004e74:	080056bf 	.word	0x080056bf
 8004e78:	080056bf 	.word	0x080056bf
 8004e7c:	080056bf 	.word	0x080056bf
 8004e80:	080056bf 	.word	0x080056bf
 8004e84:	080056bf 	.word	0x080056bf
 8004e88:	080056bf 	.word	0x080056bf
 8004e8c:	080056bf 	.word	0x080056bf
 8004e90:	080056bf 	.word	0x080056bf
 8004e94:	080056bf 	.word	0x080056bf
 8004e98:	080056bf 	.word	0x080056bf
 8004e9c:	080056bf 	.word	0x080056bf
 8004ea0:	080056bf 	.word	0x080056bf
 8004ea4:	080056bf 	.word	0x080056bf
 8004ea8:	080056bf 	.word	0x080056bf
 8004eac:	0800529b 	.word	0x0800529b
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b40      	cmp	r3, #64	@ 0x40
 8004eb4:	f000 82c1 	beq.w	800543a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004eb8:	f000 bc01 	b.w	80056be <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004ebc:	69b9      	ldr	r1, [r7, #24]
 8004ebe:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004ec2:	f000 fdd9 	bl	8005a78 <RCCEx_GetSAIxPeriphCLKFreq>
 8004ec6:	61f8      	str	r0, [r7, #28]
      break;
 8004ec8:	e3fa      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004eca:	69b9      	ldr	r1, [r7, #24]
 8004ecc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004ed0:	f000 fdd2 	bl	8005a78 <RCCEx_GetSAIxPeriphCLKFreq>
 8004ed4:	61f8      	str	r0, [r7, #28]
      break;
 8004ed6:	e3f3      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	0003d090 	.word	0x0003d090
 8004ee0:	0800c4fc 	.word	0x0800c4fc
 8004ee4:	00f42400 	.word	0x00f42400
 8004ee8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004eec:	4ba9      	ldr	r3, [pc, #676]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004ef6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004efe:	d00c      	beq.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004f06:	d87f      	bhi.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f0e:	d04e      	beq.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f16:	d01d      	beq.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004f18:	e076      	b.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004f1a:	4b9e      	ldr	r3, [pc, #632]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d172      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004f26:	4b9b      	ldr	r3, [pc, #620]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004f32:	4b98      	ldr	r3, [pc, #608]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	091b      	lsrs	r3, r3, #4
 8004f38:	f003 030f 	and.w	r3, r3, #15
 8004f3c:	e005      	b.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004f3e:	4b95      	ldr	r3, [pc, #596]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f44:	0a1b      	lsrs	r3, r3, #8
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	4a93      	ldr	r2, [pc, #588]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f50:	61fb      	str	r3, [r7, #28]
          break;
 8004f52:	e05b      	b.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004f54:	4b8f      	ldr	r3, [pc, #572]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f60:	d156      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004f62:	4b8c      	ldr	r3, [pc, #560]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f6e:	d14f      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004f70:	4b88      	ldr	r3, [pc, #544]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	0a1b      	lsrs	r3, r3, #8
 8004f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f7a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	fb03 f202 	mul.w	r2, r3, r2
 8004f84:	4b83      	ldr	r3, [pc, #524]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	091b      	lsrs	r3, r3, #4
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	3301      	adds	r3, #1
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004f96:	4b7f      	ldr	r3, [pc, #508]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0d5b      	lsrs	r3, r3, #21
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	61fb      	str	r3, [r7, #28]
          break;
 8004fac:	e030      	b.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004fae:	4b79      	ldr	r3, [pc, #484]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fba:	d12b      	bne.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004fbc:	4b75      	ldr	r3, [pc, #468]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fc8:	d124      	bne.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004fca:	4b72      	ldr	r3, [pc, #456]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	0a1b      	lsrs	r3, r3, #8
 8004fd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fd4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	fb03 f202 	mul.w	r2, r3, r2
 8004fde:	4b6d      	ldr	r3, [pc, #436]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	091b      	lsrs	r3, r3, #4
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	3301      	adds	r3, #1
 8004fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fee:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004ff0:	4b68      	ldr	r3, [pc, #416]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	0d5b      	lsrs	r3, r3, #21
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	fbb2 f3f3 	udiv	r3, r2, r3
 8005004:	61fb      	str	r3, [r7, #28]
          break;
 8005006:	e005      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8005008:	bf00      	nop
 800500a:	e359      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800500c:	bf00      	nop
 800500e:	e357      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005010:	bf00      	nop
 8005012:	e355      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005014:	bf00      	nop
        break;
 8005016:	e353      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005018:	4b5e      	ldr	r3, [pc, #376]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800501a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	2b03      	cmp	r3, #3
 8005028:	d827      	bhi.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800502a:	a201      	add	r2, pc, #4	@ (adr r2, 8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800502c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005030:	08005041 	.word	0x08005041
 8005034:	08005049 	.word	0x08005049
 8005038:	08005051 	.word	0x08005051
 800503c:	08005065 	.word	0x08005065
          frequency = HAL_RCC_GetPCLK2Freq();
 8005040:	f7ff fa48 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 8005044:	61f8      	str	r0, [r7, #28]
          break;
 8005046:	e01d      	b.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8005048:	f7ff f996 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 800504c:	61f8      	str	r0, [r7, #28]
          break;
 800504e:	e019      	b.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005050:	4b50      	ldr	r3, [pc, #320]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800505c:	d10f      	bne.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800505e:	4b4f      	ldr	r3, [pc, #316]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005060:	61fb      	str	r3, [r7, #28]
          break;
 8005062:	e00c      	b.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005064:	4b4b      	ldr	r3, [pc, #300]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b02      	cmp	r3, #2
 8005070:	d107      	bne.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8005072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005076:	61fb      	str	r3, [r7, #28]
          break;
 8005078:	e003      	b.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800507a:	bf00      	nop
 800507c:	e320      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800507e:	bf00      	nop
 8005080:	e31e      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005082:	bf00      	nop
        break;
 8005084:	e31c      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005086:	4b43      	ldr	r3, [pc, #268]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800508c:	f003 030c 	and.w	r3, r3, #12
 8005090:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	2b0c      	cmp	r3, #12
 8005096:	d83a      	bhi.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005098:	a201      	add	r2, pc, #4	@ (adr r2, 80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800509a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509e:	bf00      	nop
 80050a0:	080050d5 	.word	0x080050d5
 80050a4:	0800510f 	.word	0x0800510f
 80050a8:	0800510f 	.word	0x0800510f
 80050ac:	0800510f 	.word	0x0800510f
 80050b0:	080050dd 	.word	0x080050dd
 80050b4:	0800510f 	.word	0x0800510f
 80050b8:	0800510f 	.word	0x0800510f
 80050bc:	0800510f 	.word	0x0800510f
 80050c0:	080050e5 	.word	0x080050e5
 80050c4:	0800510f 	.word	0x0800510f
 80050c8:	0800510f 	.word	0x0800510f
 80050cc:	0800510f 	.word	0x0800510f
 80050d0:	080050f9 	.word	0x080050f9
          frequency = HAL_RCC_GetPCLK1Freq();
 80050d4:	f7ff f9e8 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 80050d8:	61f8      	str	r0, [r7, #28]
          break;
 80050da:	e01d      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80050dc:	f7ff f94c 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80050e0:	61f8      	str	r0, [r7, #28]
          break;
 80050e2:	e019      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f0:	d10f      	bne.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80050f2:	4b2a      	ldr	r3, [pc, #168]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80050f4:	61fb      	str	r3, [r7, #28]
          break;
 80050f6:	e00c      	b.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050f8:	4b26      	ldr	r3, [pc, #152]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80050fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b02      	cmp	r3, #2
 8005104:	d107      	bne.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8005106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800510a:	61fb      	str	r3, [r7, #28]
          break;
 800510c:	e003      	b.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800510e:	bf00      	nop
 8005110:	e2d6      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005112:	bf00      	nop
 8005114:	e2d4      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005116:	bf00      	nop
        break;
 8005118:	e2d2      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800511a:	4b1e      	ldr	r3, [pc, #120]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800511c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005120:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005124:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	2b30      	cmp	r3, #48	@ 0x30
 800512a:	d021      	beq.n	8005170 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	2b30      	cmp	r3, #48	@ 0x30
 8005130:	d829      	bhi.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b20      	cmp	r3, #32
 8005136:	d011      	beq.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	2b20      	cmp	r3, #32
 800513c:	d823      	bhi.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	2b10      	cmp	r3, #16
 8005148:	d004      	beq.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800514a:	e01c      	b.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800514c:	f7ff f9ac 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8005150:	61f8      	str	r0, [r7, #28]
          break;
 8005152:	e01d      	b.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8005154:	f7ff f910 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005158:	61f8      	str	r0, [r7, #28]
          break;
 800515a:	e019      	b.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800515c:	4b0d      	ldr	r3, [pc, #52]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005168:	d10f      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800516a:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800516c:	61fb      	str	r3, [r7, #28]
          break;
 800516e:	e00c      	b.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005170:	4b08      	ldr	r3, [pc, #32]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b02      	cmp	r3, #2
 800517c:	d107      	bne.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800517e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005182:	61fb      	str	r3, [r7, #28]
          break;
 8005184:	e003      	b.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8005186:	bf00      	nop
 8005188:	e29a      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800518a:	bf00      	nop
 800518c:	e298      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800518e:	bf00      	nop
        break;
 8005190:	e296      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005192:	bf00      	nop
 8005194:	40021000 	.word	0x40021000
 8005198:	0800c4fc 	.word	0x0800c4fc
 800519c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80051a0:	4b9b      	ldr	r3, [pc, #620]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80051aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80051b0:	d021      	beq.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80051b6:	d829      	bhi.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b80      	cmp	r3, #128	@ 0x80
 80051bc:	d011      	beq.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b80      	cmp	r3, #128	@ 0x80
 80051c2:	d823      	bhi.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	2b40      	cmp	r3, #64	@ 0x40
 80051ce:	d004      	beq.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80051d0:	e01c      	b.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80051d2:	f7ff f969 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 80051d6:	61f8      	str	r0, [r7, #28]
          break;
 80051d8:	e01d      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80051da:	f7ff f8cd 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80051de:	61f8      	str	r0, [r7, #28]
          break;
 80051e0:	e019      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051e2:	4b8b      	ldr	r3, [pc, #556]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ee:	d10f      	bne.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80051f0:	4b88      	ldr	r3, [pc, #544]	@ (8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80051f2:	61fb      	str	r3, [r7, #28]
          break;
 80051f4:	e00c      	b.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80051f6:	4b86      	ldr	r3, [pc, #536]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b02      	cmp	r3, #2
 8005202:	d107      	bne.n	8005214 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8005204:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005208:	61fb      	str	r3, [r7, #28]
          break;
 800520a:	e003      	b.n	8005214 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 800520c:	bf00      	nop
 800520e:	e257      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005210:	bf00      	nop
 8005212:	e255      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005214:	bf00      	nop
        break;
 8005216:	e253      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005218:	4b7d      	ldr	r3, [pc, #500]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005222:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800522a:	d025      	beq.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005232:	d82c      	bhi.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800523a:	d013      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005242:	d824      	bhi.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d004      	beq.n	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005250:	d004      	beq.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8005252:	e01c      	b.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005254:	f7ff f928 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8005258:	61f8      	str	r0, [r7, #28]
          break;
 800525a:	e01d      	b.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800525c:	f7ff f88c 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005260:	61f8      	str	r0, [r7, #28]
          break;
 8005262:	e019      	b.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005264:	4b6a      	ldr	r3, [pc, #424]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800526c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005270:	d10f      	bne.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8005272:	4b68      	ldr	r3, [pc, #416]	@ (8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005274:	61fb      	str	r3, [r7, #28]
          break;
 8005276:	e00c      	b.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005278:	4b65      	ldr	r3, [pc, #404]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800527a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b02      	cmp	r3, #2
 8005284:	d107      	bne.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8005286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800528a:	61fb      	str	r3, [r7, #28]
          break;
 800528c:	e003      	b.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800528e:	bf00      	nop
 8005290:	e216      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005292:	bf00      	nop
 8005294:	e214      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005296:	bf00      	nop
        break;
 8005298:	e212      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800529a:	4b5d      	ldr	r3, [pc, #372]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052a4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052ac:	d025      	beq.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052b4:	d82c      	bhi.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052bc:	d013      	beq.n	80052e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c4:	d824      	bhi.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d004      	beq.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d2:	d004      	beq.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80052d4:	e01c      	b.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052d6:	f7ff f8e7 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 80052da:	61f8      	str	r0, [r7, #28]
          break;
 80052dc:	e01d      	b.n	800531a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80052de:	f7ff f84b 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80052e2:	61f8      	str	r0, [r7, #28]
          break;
 80052e4:	e019      	b.n	800531a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052e6:	4b4a      	ldr	r3, [pc, #296]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f2:	d10f      	bne.n	8005314 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80052f4:	4b47      	ldr	r3, [pc, #284]	@ (8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80052f6:	61fb      	str	r3, [r7, #28]
          break;
 80052f8:	e00c      	b.n	8005314 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80052fa:	4b45      	ldr	r3, [pc, #276]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80052fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d107      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8005308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800530c:	61fb      	str	r3, [r7, #28]
          break;
 800530e:	e003      	b.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8005310:	bf00      	nop
 8005312:	e1d5      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005314:	bf00      	nop
 8005316:	e1d3      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005318:	bf00      	nop
        break;
 800531a:	e1d1      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800531c:	4b3c      	ldr	r3, [pc, #240]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800531e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005322:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005326:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800532e:	d00c      	beq.n	800534a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005336:	d864      	bhi.n	8005402 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800533e:	d008      	beq.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005346:	d030      	beq.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8005348:	e05b      	b.n	8005402 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800534a:	f7ff f815 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 800534e:	61f8      	str	r0, [r7, #28]
          break;
 8005350:	e05c      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8005352:	4b2f      	ldr	r3, [pc, #188]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800535a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800535e:	d152      	bne.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8005360:	4b2b      	ldr	r3, [pc, #172]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d04c      	beq.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800536c:	4b28      	ldr	r3, [pc, #160]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	0a1b      	lsrs	r3, r3, #8
 8005372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005376:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	fb03 f202 	mul.w	r2, r3, r2
 8005380:	4b23      	ldr	r3, [pc, #140]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	3301      	adds	r3, #1
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005392:	4b1f      	ldr	r3, [pc, #124]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	0e5b      	lsrs	r3, r3, #25
 8005398:	f003 0303 	and.w	r3, r3, #3
 800539c:	3301      	adds	r3, #1
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	69ba      	ldr	r2, [r7, #24]
 80053a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a6:	61fb      	str	r3, [r7, #28]
          break;
 80053a8:	e02d      	b.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80053aa:	4b19      	ldr	r3, [pc, #100]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053b6:	d128      	bne.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80053b8:	4b15      	ldr	r3, [pc, #84]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053ba:	695b      	ldr	r3, [r3, #20]
 80053bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d022      	beq.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80053c4:	4b12      	ldr	r3, [pc, #72]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	0a1b      	lsrs	r3, r3, #8
 80053ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053ce:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	fb03 f202 	mul.w	r2, r3, r2
 80053d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	091b      	lsrs	r3, r3, #4
 80053de:	f003 0307 	and.w	r3, r3, #7
 80053e2:	3301      	adds	r3, #1
 80053e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80053ea:	4b09      	ldr	r3, [pc, #36]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	0e5b      	lsrs	r3, r3, #25
 80053f0:	f003 0303 	and.w	r3, r3, #3
 80053f4:	3301      	adds	r3, #1
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fe:	61fb      	str	r3, [r7, #28]
          break;
 8005400:	e003      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8005402:	bf00      	nop
 8005404:	e15c      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005406:	bf00      	nop
 8005408:	e15a      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800540a:	bf00      	nop
        break;
 800540c:	e158      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800540e:	bf00      	nop
 8005410:	40021000 	.word	0x40021000
 8005414:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005418:	4b9d      	ldr	r3, [pc, #628]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800541a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005422:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d103      	bne.n	8005432 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800542a:	f7ff f853 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 800542e:	61f8      	str	r0, [r7, #28]
        break;
 8005430:	e146      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8005432:	f7fe ffa1 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005436:	61f8      	str	r0, [r7, #28]
        break;
 8005438:	e142      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800543a:	4b95      	ldr	r3, [pc, #596]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005440:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005444:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800544c:	d013      	beq.n	8005476 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005454:	d819      	bhi.n	800548a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d004      	beq.n	8005466 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005462:	d004      	beq.n	800546e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8005464:	e011      	b.n	800548a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005466:	f7ff f81f 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 800546a:	61f8      	str	r0, [r7, #28]
          break;
 800546c:	e010      	b.n	8005490 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800546e:	f7fe ff83 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005472:	61f8      	str	r0, [r7, #28]
          break;
 8005474:	e00c      	b.n	8005490 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005476:	4b86      	ldr	r3, [pc, #536]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005482:	d104      	bne.n	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005484:	4b83      	ldr	r3, [pc, #524]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005486:	61fb      	str	r3, [r7, #28]
          break;
 8005488:	e001      	b.n	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800548a:	bf00      	nop
 800548c:	e118      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800548e:	bf00      	nop
        break;
 8005490:	e116      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005492:	4b7f      	ldr	r3, [pc, #508]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005498:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800549c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a4:	d013      	beq.n	80054ce <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054ac:	d819      	bhi.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d004      	beq.n	80054be <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ba:	d004      	beq.n	80054c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80054bc:	e011      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054be:	f7fe fff3 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 80054c2:	61f8      	str	r0, [r7, #28]
          break;
 80054c4:	e010      	b.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80054c6:	f7fe ff57 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80054ca:	61f8      	str	r0, [r7, #28]
          break;
 80054cc:	e00c      	b.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80054ce:	4b70      	ldr	r3, [pc, #448]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054da:	d104      	bne.n	80054e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80054dc:	4b6d      	ldr	r3, [pc, #436]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80054de:	61fb      	str	r3, [r7, #28]
          break;
 80054e0:	e001      	b.n	80054e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80054e2:	bf00      	nop
 80054e4:	e0ec      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054e6:	bf00      	nop
        break;
 80054e8:	e0ea      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80054ea:	4b69      	ldr	r3, [pc, #420]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054f4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054fc:	d013      	beq.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005504:	d819      	bhi.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d004      	beq.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005512:	d004      	beq.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005514:	e011      	b.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005516:	f7fe ffc7 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 800551a:	61f8      	str	r0, [r7, #28]
          break;
 800551c:	e010      	b.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800551e:	f7fe ff2b 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005522:	61f8      	str	r0, [r7, #28]
          break;
 8005524:	e00c      	b.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005526:	4b5a      	ldr	r3, [pc, #360]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800552e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005532:	d104      	bne.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005534:	4b57      	ldr	r3, [pc, #348]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005536:	61fb      	str	r3, [r7, #28]
          break;
 8005538:	e001      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800553a:	bf00      	nop
 800553c:	e0c0      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800553e:	bf00      	nop
        break;
 8005540:	e0be      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005542:	4b53      	ldr	r3, [pc, #332]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005548:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800554c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005554:	d02c      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800555c:	d833      	bhi.n	80055c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005564:	d01a      	beq.n	800559c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800556c:	d82b      	bhi.n	80055c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d004      	beq.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800557a:	d004      	beq.n	8005586 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800557c:	e023      	b.n	80055c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800557e:	f7fe ff93 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8005582:	61f8      	str	r0, [r7, #28]
          break;
 8005584:	e026      	b.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005586:	4b42      	ldr	r3, [pc, #264]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b02      	cmp	r3, #2
 8005592:	d11a      	bne.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005594:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005598:	61fb      	str	r3, [r7, #28]
          break;
 800559a:	e016      	b.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800559c:	4b3c      	ldr	r3, [pc, #240]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055a8:	d111      	bne.n	80055ce <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 80055aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80055ac:	61fb      	str	r3, [r7, #28]
          break;
 80055ae:	e00e      	b.n	80055ce <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80055b0:	4b37      	ldr	r3, [pc, #220]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d109      	bne.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80055be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055c2:	61fb      	str	r3, [r7, #28]
          break;
 80055c4:	e005      	b.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80055c6:	bf00      	nop
 80055c8:	e07a      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055ca:	bf00      	nop
 80055cc:	e078      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055ce:	bf00      	nop
 80055d0:	e076      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055d2:	bf00      	nop
        break;
 80055d4:	e074      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80055d6:	4b2e      	ldr	r3, [pc, #184]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80055e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80055e8:	d02c      	beq.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80055f0:	d833      	bhi.n	800565a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055f8:	d01a      	beq.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005600:	d82b      	bhi.n	800565a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d004      	beq.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800560e:	d004      	beq.n	800561a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005610:	e023      	b.n	800565a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005612:	f7fe ff49 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8005616:	61f8      	str	r0, [r7, #28]
          break;
 8005618:	e026      	b.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800561a:	4b1d      	ldr	r3, [pc, #116]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800561c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b02      	cmp	r3, #2
 8005626:	d11a      	bne.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005628:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800562c:	61fb      	str	r3, [r7, #28]
          break;
 800562e:	e016      	b.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005630:	4b17      	ldr	r3, [pc, #92]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800563c:	d111      	bne.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800563e:	4b15      	ldr	r3, [pc, #84]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005640:	61fb      	str	r3, [r7, #28]
          break;
 8005642:	e00e      	b.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005644:	4b12      	ldr	r3, [pc, #72]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b02      	cmp	r3, #2
 8005650:	d109      	bne.n	8005666 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005656:	61fb      	str	r3, [r7, #28]
          break;
 8005658:	e005      	b.n	8005666 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800565a:	bf00      	nop
 800565c:	e030      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800565e:	bf00      	nop
 8005660:	e02e      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005662:	bf00      	nop
 8005664:	e02c      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005666:	bf00      	nop
        break;
 8005668:	e02a      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800566a:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800566c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005670:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005674:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d004      	beq.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005682:	d009      	beq.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005684:	e012      	b.n	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005686:	f7fe ff0f 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 800568a:	61f8      	str	r0, [r7, #28]
          break;
 800568c:	e00e      	b.n	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800568e:	bf00      	nop
 8005690:	40021000 	.word	0x40021000
 8005694:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005698:	4b0c      	ldr	r3, [pc, #48]	@ (80056cc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a4:	d101      	bne.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 80056a6:	4b0a      	ldr	r3, [pc, #40]	@ (80056d0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80056a8:	61fb      	str	r3, [r7, #28]
          break;
 80056aa:	bf00      	nop
        break;
 80056ac:	e008      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80056ae:	bf00      	nop
 80056b0:	e006      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80056b2:	bf00      	nop
 80056b4:	e004      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80056b6:	bf00      	nop
 80056b8:	e002      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80056ba:	bf00      	nop
 80056bc:	e000      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80056be:	bf00      	nop
    }
  }

  return(frequency);
 80056c0:	69fb      	ldr	r3, [r7, #28]
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3720      	adds	r7, #32
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	40021000 	.word	0x40021000
 80056d0:	00f42400 	.word	0x00f42400

080056d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056e2:	4b75      	ldr	r3, [pc, #468]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d018      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056ee:	4b72      	ldr	r3, [pc, #456]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f003 0203 	and.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d10d      	bne.n	800571a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
       ||
 8005702:	2b00      	cmp	r3, #0
 8005704:	d009      	beq.n	800571a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005706:	4b6c      	ldr	r3, [pc, #432]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	091b      	lsrs	r3, r3, #4
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
       ||
 8005716:	429a      	cmp	r2, r3
 8005718:	d047      	beq.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
 800571e:	e044      	b.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d018      	beq.n	800575a <RCCEx_PLLSAI1_Config+0x86>
 8005728:	2b03      	cmp	r3, #3
 800572a:	d825      	bhi.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
 800572c:	2b01      	cmp	r3, #1
 800572e:	d002      	beq.n	8005736 <RCCEx_PLLSAI1_Config+0x62>
 8005730:	2b02      	cmp	r3, #2
 8005732:	d009      	beq.n	8005748 <RCCEx_PLLSAI1_Config+0x74>
 8005734:	e020      	b.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005736:	4b60      	ldr	r3, [pc, #384]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d11d      	bne.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005746:	e01a      	b.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005748:	4b5b      	ldr	r3, [pc, #364]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005750:	2b00      	cmp	r3, #0
 8005752:	d116      	bne.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005758:	e013      	b.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800575a:	4b57      	ldr	r3, [pc, #348]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10f      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005766:	4b54      	ldr	r3, [pc, #336]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005776:	e006      	b.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      break;
 800577c:	e004      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800577e:	bf00      	nop
 8005780:	e002      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005782:	bf00      	nop
 8005784:	e000      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005786:	bf00      	nop
    }

    if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10d      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800578e:	4b4a      	ldr	r3, [pc, #296]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	3b01      	subs	r3, #1
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	430b      	orrs	r3, r1
 80057a4:	4944      	ldr	r1, [pc, #272]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d17d      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057b0:	4b41      	ldr	r3, [pc, #260]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a40      	ldr	r2, [pc, #256]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057bc:	f7fc fd14 	bl	80021e8 <HAL_GetTick>
 80057c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057c2:	e009      	b.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057c4:	f7fc fd10 	bl	80021e8 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d902      	bls.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	73fb      	strb	r3, [r7, #15]
        break;
 80057d6:	e005      	b.n	80057e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057d8:	4b37      	ldr	r3, [pc, #220]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1ef      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d160      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d111      	bne.n	8005814 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057f0:	4b31      	ldr	r3, [pc, #196]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80057f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6892      	ldr	r2, [r2, #8]
 8005800:	0211      	lsls	r1, r2, #8
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68d2      	ldr	r2, [r2, #12]
 8005806:	0912      	lsrs	r2, r2, #4
 8005808:	0452      	lsls	r2, r2, #17
 800580a:	430a      	orrs	r2, r1
 800580c:	492a      	ldr	r1, [pc, #168]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800580e:	4313      	orrs	r3, r2
 8005810:	610b      	str	r3, [r1, #16]
 8005812:	e027      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d112      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800581a:	4b27      	ldr	r3, [pc, #156]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005822:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6892      	ldr	r2, [r2, #8]
 800582a:	0211      	lsls	r1, r2, #8
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6912      	ldr	r2, [r2, #16]
 8005830:	0852      	lsrs	r2, r2, #1
 8005832:	3a01      	subs	r2, #1
 8005834:	0552      	lsls	r2, r2, #21
 8005836:	430a      	orrs	r2, r1
 8005838:	491f      	ldr	r1, [pc, #124]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800583a:	4313      	orrs	r3, r2
 800583c:	610b      	str	r3, [r1, #16]
 800583e:	e011      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005848:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	0211      	lsls	r1, r2, #8
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6952      	ldr	r2, [r2, #20]
 8005856:	0852      	lsrs	r2, r2, #1
 8005858:	3a01      	subs	r2, #1
 800585a:	0652      	lsls	r2, r2, #25
 800585c:	430a      	orrs	r2, r1
 800585e:	4916      	ldr	r1, [pc, #88]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005860:	4313      	orrs	r3, r2
 8005862:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005864:	4b14      	ldr	r3, [pc, #80]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800586e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005870:	f7fc fcba 	bl	80021e8 <HAL_GetTick>
 8005874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005876:	e009      	b.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005878:	f7fc fcb6 	bl	80021e8 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d902      	bls.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	73fb      	strb	r3, [r7, #15]
          break;
 800588a:	e005      	b.n	8005898 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ef      	beq.n	8005878 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40021000 	.word	0x40021000

080058bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0303 	and.w	r3, r3, #3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d018      	beq.n	8005908 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058d6:	4b67      	ldr	r3, [pc, #412]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0203 	and.w	r2, r3, #3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d10d      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80058ee:	4b61      	ldr	r3, [pc, #388]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
       ||
 80058fe:	429a      	cmp	r2, r3
 8005900:	d047      	beq.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	73fb      	strb	r3, [r7, #15]
 8005906:	e044      	b.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d018      	beq.n	8005942 <RCCEx_PLLSAI2_Config+0x86>
 8005910:	2b03      	cmp	r3, #3
 8005912:	d825      	bhi.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
 8005914:	2b01      	cmp	r3, #1
 8005916:	d002      	beq.n	800591e <RCCEx_PLLSAI2_Config+0x62>
 8005918:	2b02      	cmp	r3, #2
 800591a:	d009      	beq.n	8005930 <RCCEx_PLLSAI2_Config+0x74>
 800591c:	e020      	b.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800591e:	4b55      	ldr	r3, [pc, #340]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d11d      	bne.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800592e:	e01a      	b.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005930:	4b50      	ldr	r3, [pc, #320]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005938:	2b00      	cmp	r3, #0
 800593a:	d116      	bne.n	800596a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005940:	e013      	b.n	800596a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005942:	4b4c      	ldr	r3, [pc, #304]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10f      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800594e:	4b49      	ldr	r3, [pc, #292]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d109      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800595e:	e006      	b.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e004      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10d      	bne.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005976:	4b3f      	ldr	r3, [pc, #252]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6819      	ldr	r1, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	430b      	orrs	r3, r1
 800598c:	4939      	ldr	r1, [pc, #228]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800598e:	4313      	orrs	r3, r2
 8005990:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d167      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005998:	4b36      	ldr	r3, [pc, #216]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a35      	ldr	r2, [pc, #212]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a4:	f7fc fc20 	bl	80021e8 <HAL_GetTick>
 80059a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059aa:	e009      	b.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059ac:	f7fc fc1c 	bl	80021e8 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d902      	bls.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	73fb      	strb	r3, [r7, #15]
        break;
 80059be:	e005      	b.n	80059cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1ef      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d14a      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d111      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059d8:	4b26      	ldr	r3, [pc, #152]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80059e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6892      	ldr	r2, [r2, #8]
 80059e8:	0211      	lsls	r1, r2, #8
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	68d2      	ldr	r2, [r2, #12]
 80059ee:	0912      	lsrs	r2, r2, #4
 80059f0:	0452      	lsls	r2, r2, #17
 80059f2:	430a      	orrs	r2, r1
 80059f4:	491f      	ldr	r1, [pc, #124]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	614b      	str	r3, [r1, #20]
 80059fa:	e011      	b.n	8005a20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6892      	ldr	r2, [r2, #8]
 8005a0c:	0211      	lsls	r1, r2, #8
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6912      	ldr	r2, [r2, #16]
 8005a12:	0852      	lsrs	r2, r2, #1
 8005a14:	3a01      	subs	r2, #1
 8005a16:	0652      	lsls	r2, r2, #25
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	4916      	ldr	r1, [pc, #88]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a20:	4b14      	ldr	r3, [pc, #80]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a13      	ldr	r2, [pc, #76]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2c:	f7fc fbdc 	bl	80021e8 <HAL_GetTick>
 8005a30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a32:	e009      	b.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a34:	f7fc fbd8 	bl	80021e8 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d902      	bls.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	73fb      	strb	r3, [r7, #15]
          break;
 8005a46:	e005      	b.n	8005a54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a48:	4b0a      	ldr	r3, [pc, #40]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ef      	beq.n	8005a34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a5a:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a5c:	695a      	ldr	r2, [r3, #20]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	4904      	ldr	r1, [pc, #16]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40021000 	.word	0x40021000

08005a78 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b089      	sub	sp, #36	@ 0x24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a94:	d10c      	bne.n	8005ab0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005a96:	4b6e      	ldr	r3, [pc, #440]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a9c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005aa0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005aa8:	d112      	bne.n	8005ad0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005aaa:	4b6a      	ldr	r3, [pc, #424]	@ (8005c54 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005aac:	61fb      	str	r3, [r7, #28]
 8005aae:	e00f      	b.n	8005ad0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ab6:	d10b      	bne.n	8005ad0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005ab8:	4b65      	ldr	r3, [pc, #404]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005abe:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005ac2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005aca:	d101      	bne.n	8005ad0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005acc:	4b61      	ldr	r3, [pc, #388]	@ (8005c54 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005ace:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f040 80b4 	bne.w	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ae2:	d003      	beq.n	8005aec <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005aea:	d135      	bne.n	8005b58 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005aec:	4b58      	ldr	r3, [pc, #352]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005af8:	f040 80a1 	bne.w	8005c3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005afc:	4b54      	ldr	r3, [pc, #336]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 809a 	beq.w	8005c3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005b0a:	4b51      	ldr	r3, [pc, #324]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	091b      	lsrs	r3, r3, #4
 8005b10:	f003 0307 	and.w	r3, r3, #7
 8005b14:	3301      	adds	r3, #1
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b1c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005b1e:	4b4c      	ldr	r3, [pc, #304]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	0a1b      	lsrs	r3, r3, #8
 8005b24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b28:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005b30:	4b47      	ldr	r3, [pc, #284]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d002      	beq.n	8005b42 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005b3c:	2311      	movs	r3, #17
 8005b3e:	617b      	str	r3, [r7, #20]
 8005b40:	e001      	b.n	8005b46 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005b42:	2307      	movs	r3, #7
 8005b44:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	fb03 f202 	mul.w	r2, r3, r2
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b54:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005b56:	e072      	b.n	8005c3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d133      	bne.n	8005bc6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005b5e:	4b3c      	ldr	r3, [pc, #240]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b6a:	d169      	bne.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005b6c:	4b38      	ldr	r3, [pc, #224]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d063      	beq.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005b78:	4b35      	ldr	r3, [pc, #212]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	091b      	lsrs	r3, r3, #4
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	3301      	adds	r3, #1
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b8a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005b8c:	4b30      	ldr	r3, [pc, #192]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	0a1b      	lsrs	r3, r3, #8
 8005b92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b96:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10a      	bne.n	8005bb4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005b9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d002      	beq.n	8005bb0 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005baa:	2311      	movs	r3, #17
 8005bac:	617b      	str	r3, [r7, #20]
 8005bae:	e001      	b.n	8005bb4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005bb0:	2307      	movs	r3, #7
 8005bb2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	fb03 f202 	mul.w	r2, r3, r2
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	e03c      	b.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bcc:	d003      	beq.n	8005bd6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bd4:	d134      	bne.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005be2:	d12d      	bne.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005be4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d027      	beq.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005bf0:	4b17      	ldr	r3, [pc, #92]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c02:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005c04:	4b12      	ldr	r3, [pc, #72]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	0a1b      	lsrs	r3, r3, #8
 8005c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c0e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10a      	bne.n	8005c2c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005c16:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005c22:	2311      	movs	r3, #17
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	e001      	b.n	8005c2c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005c28:	2307      	movs	r3, #7
 8005c2a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	fb03 f202 	mul.w	r2, r3, r2
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c3a:	61fb      	str	r3, [r7, #28]
 8005c3c:	e000      	b.n	8005c40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005c3e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005c40:	69fb      	ldr	r3, [r7, #28]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3724      	adds	r7, #36	@ 0x24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	40021000 	.word	0x40021000
 8005c54:	001fff68 	.word	0x001fff68

08005c58 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d904      	bls.n	8005c76 <HAL_SAI_InitProtocol+0x1e>
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	3b03      	subs	r3, #3
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d812      	bhi.n	8005c9a <HAL_SAI_InitProtocol+0x42>
 8005c74:	e008      	b.n	8005c88 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 faeb 	bl	8006258 <SAI_InitI2S>
 8005c82:	4603      	mov	r3, r0
 8005c84:	75fb      	strb	r3, [r7, #23]
      break;
 8005c86:	e00b      	b.n	8005ca0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 fb94 	bl	80063bc <SAI_InitPCM>
 8005c94:	4603      	mov	r3, r0
 8005c96:	75fb      	strb	r3, [r7, #23]
      break;
 8005c98:	e002      	b.n	8005ca0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	75fb      	strb	r3, [r7, #23]
      break;
 8005c9e:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d104      	bne.n	8005cb0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f000 f808 	bl	8005cbc <HAL_SAI_Init>
 8005cac:	4603      	mov	r3, r0
 8005cae:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005cb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3718      	adds	r7, #24
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
	...

08005cbc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e155      	b.n	8005f7a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fb fa92 	bl	800120c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fc21 	bl	8006530 <SAI_Disable>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e140      	b.n	8005f7a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d00c      	beq.n	8005d22 <HAL_SAI_Init+0x66>
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d80d      	bhi.n	8005d28 <HAL_SAI_Init+0x6c>
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d002      	beq.n	8005d16 <HAL_SAI_Init+0x5a>
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d003      	beq.n	8005d1c <HAL_SAI_Init+0x60>
 8005d14:	e008      	b.n	8005d28 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	61fb      	str	r3, [r7, #28]
      break;
 8005d1a:	e008      	b.n	8005d2e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005d1c:	2310      	movs	r3, #16
 8005d1e:	61fb      	str	r3, [r7, #28]
      break;
 8005d20:	e005      	b.n	8005d2e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005d22:	2320      	movs	r3, #32
 8005d24:	61fb      	str	r3, [r7, #28]
      break;
 8005d26:	e002      	b.n	8005d2e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	61fb      	str	r3, [r7, #28]
      break;
 8005d2c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	2b03      	cmp	r3, #3
 8005d34:	d81d      	bhi.n	8005d72 <HAL_SAI_Init+0xb6>
 8005d36:	a201      	add	r2, pc, #4	@ (adr r2, 8005d3c <HAL_SAI_Init+0x80>)
 8005d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3c:	08005d4d 	.word	0x08005d4d
 8005d40:	08005d53 	.word	0x08005d53
 8005d44:	08005d5b 	.word	0x08005d5b
 8005d48:	08005d63 	.word	0x08005d63
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	617b      	str	r3, [r7, #20]
      break;
 8005d50:	e012      	b.n	8005d78 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d56:	617b      	str	r3, [r7, #20]
      break;
 8005d58:	e00e      	b.n	8005d78 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d5e:	617b      	str	r3, [r7, #20]
      break;
 8005d60:	e00a      	b.n	8005d78 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d66:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f043 0301 	orr.w	r3, r3, #1
 8005d6e:	61fb      	str	r3, [r7, #28]
      break;
 8005d70:	e002      	b.n	8005d78 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005d72:	2300      	movs	r3, #0
 8005d74:	617b      	str	r3, [r7, #20]
      break;
 8005d76:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a81      	ldr	r2, [pc, #516]	@ (8005f84 <HAL_SAI_Init+0x2c8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d004      	beq.n	8005d8c <HAL_SAI_Init+0xd0>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a80      	ldr	r2, [pc, #512]	@ (8005f88 <HAL_SAI_Init+0x2cc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d103      	bne.n	8005d94 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005d8c:	4a7f      	ldr	r2, [pc, #508]	@ (8005f8c <HAL_SAI_Init+0x2d0>)
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	e002      	b.n	8005d9a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005d94:	4a7e      	ldr	r2, [pc, #504]	@ (8005f90 <HAL_SAI_Init+0x2d4>)
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	69db      	ldr	r3, [r3, #28]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d041      	beq.n	8005e26 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a77      	ldr	r2, [pc, #476]	@ (8005f84 <HAL_SAI_Init+0x2c8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d004      	beq.n	8005db6 <HAL_SAI_Init+0xfa>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a75      	ldr	r2, [pc, #468]	@ (8005f88 <HAL_SAI_Init+0x2cc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d105      	bne.n	8005dc2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005db6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005dba:	f7fe ff1d 	bl	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dbe:	6138      	str	r0, [r7, #16]
 8005dc0:	e004      	b.n	8005dcc <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005dc2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005dc6:	f7fe ff17 	bl	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dca:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4613      	mov	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	005b      	lsls	r3, r3, #1
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	025b      	lsls	r3, r3, #9
 8005dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	4a6b      	ldr	r2, [pc, #428]	@ (8005f94 <HAL_SAI_Init+0x2d8>)
 8005de8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dec:	08da      	lsrs	r2, r3, #3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005df2:	68f9      	ldr	r1, [r7, #12]
 8005df4:	4b67      	ldr	r3, [pc, #412]	@ (8005f94 <HAL_SAI_Init+0x2d8>)
 8005df6:	fba3 2301 	umull	r2, r3, r3, r1
 8005dfa:	08da      	lsrs	r2, r3, #3
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	4413      	add	r3, r2
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	1aca      	subs	r2, r1, r3
 8005e06:	2a08      	cmp	r2, #8
 8005e08:	d904      	bls.n	8005e14 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d104      	bne.n	8005e26 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a1b      	ldr	r3, [r3, #32]
 8005e20:	085a      	lsrs	r2, r3, #1
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_SAI_Init+0x17a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d109      	bne.n	8005e4a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d101      	bne.n	8005e42 <HAL_SAI_Init+0x186>
 8005e3e:	2300      	movs	r3, #0
 8005e40:	e001      	b.n	8005e46 <HAL_SAI_Init+0x18a>
 8005e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e46:	61bb      	str	r3, [r7, #24]
 8005e48:	e008      	b.n	8005e5c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d102      	bne.n	8005e58 <HAL_SAI_Init+0x19c>
 8005e52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e56:	e000      	b.n	8005e5a <HAL_SAI_Init+0x19e>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6819      	ldr	r1, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4b4c      	ldr	r3, [pc, #304]	@ (8005f98 <HAL_SAI_Init+0x2dc>)
 8005e68:	400b      	ands	r3, r1
 8005e6a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6819      	ldr	r1, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005e80:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e86:	431a      	orrs	r2, r3
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005e94:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ea0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	051b      	lsls	r3, r3, #20
 8005ea8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6812      	ldr	r2, [r2, #0]
 8005ebc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005ec0:	f023 030f 	bic.w	r3, r3, #15
 8005ec4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6859      	ldr	r1, [r3, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699a      	ldr	r2, [r3, #24]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6899      	ldr	r1, [r3, #8]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	4b2b      	ldr	r3, [pc, #172]	@ (8005f9c <HAL_SAI_Init+0x2e0>)
 8005ef0:	400b      	ands	r3, r1
 8005ef2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	6899      	ldr	r1, [r3, #8]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005f04:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005f0a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005f10:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f16:	3b01      	subs	r3, #1
 8005f18:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005f1a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68d9      	ldr	r1, [r3, #12]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005f32:	400b      	ands	r3, r1
 8005f34:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68d9      	ldr	r1, [r3, #12]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f44:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005f4c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f52:	3b01      	subs	r3, #1
 8005f54:	021b      	lsls	r3, r3, #8
 8005f56:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	40015404 	.word	0x40015404
 8005f88:	40015424 	.word	0x40015424
 8005f8c:	40015400 	.word	0x40015400
 8005f90:	40015800 	.word	0x40015800
 8005f94:	cccccccd 	.word	0xcccccccd
 8005f98:	ff05c010 	.word	0xff05c010
 8005f9c:	fff88000 	.word	0xfff88000

08005fa0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	4613      	mov	r3, r2
 8005fac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005fae:	f7fc f91b 	bl	80021e8 <HAL_GetTick>
 8005fb2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_SAI_Transmit_DMA+0x20>
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e093      	b.n	80060ec <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	f040 808c 	bne.w	80060ea <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_SAI_Transmit_DMA+0x40>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e085      	b.n	80060ec <HAL_SAI_Transmit_DMA+0x14c>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	88fa      	ldrh	r2, [r7, #6]
 8005ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	88fa      	ldrh	r2, [r7, #6]
 8005ffa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2200      	movs	r2, #0
 8006002:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2212      	movs	r2, #18
 800600a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006012:	4a38      	ldr	r2, [pc, #224]	@ (80060f4 <HAL_SAI_Transmit_DMA+0x154>)
 8006014:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800601a:	4a37      	ldr	r2, [pc, #220]	@ (80060f8 <HAL_SAI_Transmit_DMA+0x158>)
 800601c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006022:	4a36      	ldr	r2, [pc, #216]	@ (80060fc <HAL_SAI_Transmit_DMA+0x15c>)
 8006024:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800602a:	2200      	movs	r2, #0
 800602c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006036:	4619      	mov	r1, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	331c      	adds	r3, #28
 800603e:	461a      	mov	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006046:	f7fc fa99 	bl	800257c <HAL_DMA_Start_IT>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e047      	b.n	80060ec <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800605c:	2100      	movs	r1, #0
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f000 fa2e 	bl	80064c0 <SAI_InterruptFlag>
 8006064:	4601      	mov	r1, r0
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006082:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006084:	e015      	b.n	80060b2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006086:	f7fc f8af 	bl	80021e8 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006094:	d90d      	bls.n	80060b2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800609c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e01c      	b.n	80060ec <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	695b      	ldr	r3, [r3, #20]
 80060b8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0e2      	beq.n	8006086 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d107      	bne.n	80060de <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80060dc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80060e6:	2300      	movs	r3, #0
 80060e8:	e000      	b.n	80060ec <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 80060ea:	2302      	movs	r3, #2
  }
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	08006603 	.word	0x08006603
 80060f8:	080065a5 	.word	0x080065a5
 80060fc:	08006699 	.word	0x08006699

08006100 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	4613      	mov	r3, r2
 800610c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <HAL_SAI_Receive_DMA+0x1a>
 8006114:	88fb      	ldrh	r3, [r7, #6]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e074      	b.n	8006208 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	d16d      	bne.n	8006206 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_SAI_Receive_DMA+0x38>
 8006134:	2302      	movs	r3, #2
 8006136:	e067      	b.n	8006208 <HAL_SAI_Receive_DMA+0x108>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	88fa      	ldrh	r2, [r7, #6]
 800614a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	88fa      	ldrh	r2, [r7, #6]
 8006152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2222      	movs	r2, #34	@ 0x22
 8006162:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800616a:	4a29      	ldr	r2, [pc, #164]	@ (8006210 <HAL_SAI_Receive_DMA+0x110>)
 800616c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006172:	4a28      	ldr	r2, [pc, #160]	@ (8006214 <HAL_SAI_Receive_DMA+0x114>)
 8006174:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617a:	4a27      	ldr	r2, [pc, #156]	@ (8006218 <HAL_SAI_Receive_DMA+0x118>)
 800617c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006182:	2200      	movs	r2, #0
 8006184:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	331c      	adds	r3, #28
 8006190:	4619      	mov	r1, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006196:	461a      	mov	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800619e:	f7fc f9ed 	bl	800257c <HAL_DMA_Start_IT>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e029      	b.n	8006208 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80061b4:	2100      	movs	r1, #0
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 f982 	bl	80064c0 <SAI_InterruptFlag>
 80061bc:	4601      	mov	r1, r0
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80061da:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d107      	bne.n	80061fa <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80061f8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	e000      	b.n	8006208 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8006206:	2302      	movs	r3, #2
  }
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	0800667d 	.word	0x0800667d
 8006214:	0800661f 	.word	0x0800661f
 8006218:	08006699 	.word	0x08006699

0800621c <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006266:	2300      	movs	r3, #0
 8006268:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <SAI_InitI2S+0x2e>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2b02      	cmp	r3, #2
 8006284:	d103      	bne.n	800628e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800628c:	e002      	b.n	8006294 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800629a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e077      	b.n	80063ae <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d107      	bne.n	80062d4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80062d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80062d2:	e006      	b.n	80062e2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80062da:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d84f      	bhi.n	8006388 <SAI_InitI2S+0x130>
 80062e8:	a201      	add	r2, pc, #4	@ (adr r2, 80062f0 <SAI_InitI2S+0x98>)
 80062ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ee:	bf00      	nop
 80062f0:	08006301 	.word	0x08006301
 80062f4:	08006323 	.word	0x08006323
 80062f8:	08006345 	.word	0x08006345
 80062fc:	08006367 	.word	0x08006367
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2280      	movs	r2, #128	@ 0x80
 8006304:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	015a      	lsls	r2, r3, #5
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	085b      	lsrs	r3, r3, #1
 8006314:	011a      	lsls	r2, r3, #4
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2240      	movs	r2, #64	@ 0x40
 800631e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006320:	e035      	b.n	800638e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2280      	movs	r2, #128	@ 0x80
 8006326:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	085b      	lsrs	r3, r3, #1
 800632c:	019a      	lsls	r2, r3, #6
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	085b      	lsrs	r3, r3, #1
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2280      	movs	r2, #128	@ 0x80
 8006340:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006342:	e024      	b.n	800638e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	22c0      	movs	r2, #192	@ 0xc0
 8006348:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	085b      	lsrs	r3, r3, #1
 800634e:	019a      	lsls	r2, r3, #6
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2280      	movs	r2, #128	@ 0x80
 8006362:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006364:	e013      	b.n	800638e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	22e0      	movs	r2, #224	@ 0xe0
 800636a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	085b      	lsrs	r3, r3, #1
 8006370:	019a      	lsls	r2, r3, #6
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	085b      	lsrs	r3, r3, #1
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2280      	movs	r2, #128	@ 0x80
 8006384:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006386:	e002      	b.n	800638e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	75fb      	strb	r3, [r7, #23]
      break;
 800638c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	2b02      	cmp	r3, #2
 8006392:	d10b      	bne.n	80063ac <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d102      	bne.n	80063a0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2210      	movs	r2, #16
 800639e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d102      	bne.n	80063ac <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2208      	movs	r2, #8
 80063aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80063ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop

080063bc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
 80063c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <SAI_InitPCM+0x2e>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d103      	bne.n	80063f2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2201      	movs	r2, #1
 80063ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80063f0:	e002      	b.n	80063f8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006404:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800640c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006420:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b04      	cmp	r3, #4
 8006426:	d103      	bne.n	8006430 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	645a      	str	r2, [r3, #68]	@ 0x44
 800642e:	e002      	b.n	8006436 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	220d      	movs	r2, #13
 8006434:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b03      	cmp	r3, #3
 800643a:	d837      	bhi.n	80064ac <SAI_InitPCM+0xf0>
 800643c:	a201      	add	r2, pc, #4	@ (adr r2, 8006444 <SAI_InitPCM+0x88>)
 800643e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006442:	bf00      	nop
 8006444:	08006455 	.word	0x08006455
 8006448:	0800646b 	.word	0x0800646b
 800644c:	08006481 	.word	0x08006481
 8006450:	08006497 	.word	0x08006497
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2280      	movs	r2, #128	@ 0x80
 8006458:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	011a      	lsls	r2, r3, #4
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2240      	movs	r2, #64	@ 0x40
 8006466:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006468:	e023      	b.n	80064b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2280      	movs	r2, #128	@ 0x80
 800646e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2280      	movs	r2, #128	@ 0x80
 800647c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800647e:	e018      	b.n	80064b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	22c0      	movs	r2, #192	@ 0xc0
 8006484:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	015a      	lsls	r2, r3, #5
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2280      	movs	r2, #128	@ 0x80
 8006492:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006494:	e00d      	b.n	80064b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	22e0      	movs	r2, #224	@ 0xe0
 800649a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2280      	movs	r2, #128	@ 0x80
 80064a8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80064aa:	e002      	b.n	80064b2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	75fb      	strb	r3, [r7, #23]
      break;
 80064b0:	bf00      	nop
  }

  return status;
 80064b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	371c      	adds	r7, #28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	460b      	mov	r3, r1
 80064ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80064d0:	78fb      	ldrb	r3, [r7, #3]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d103      	bne.n	80064de <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f043 0308 	orr.w	r3, r3, #8
 80064dc:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d10b      	bne.n	80064fe <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	d003      	beq.n	80064f6 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d103      	bne.n	80064fe <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f043 0310 	orr.w	r3, r3, #16
 80064fc:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2b03      	cmp	r3, #3
 8006504:	d003      	beq.n	800650e <SAI_InterruptFlag+0x4e>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d104      	bne.n	8006518 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006514:	60fb      	str	r3, [r7, #12]
 8006516:	e003      	b.n	8006520 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f043 0304 	orr.w	r3, r3, #4
 800651e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006520:	68fb      	ldr	r3, [r7, #12]
}
 8006522:	4618      	mov	r0, r3
 8006524:	3714      	adds	r7, #20
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
	...

08006530 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006538:	4b18      	ldr	r3, [pc, #96]	@ (800659c <SAI_Disable+0x6c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a18      	ldr	r2, [pc, #96]	@ (80065a0 <SAI_Disable+0x70>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	0b1b      	lsrs	r3, r3, #12
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800655a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006568:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	72fb      	strb	r3, [r7, #11]
      break;
 8006576:	e009      	b.n	800658c <SAI_Disable+0x5c>
    }
    count--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	3b01      	subs	r3, #1
 800657c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1e7      	bne.n	800655c <SAI_Disable+0x2c>

  return status;
 800658c:	7afb      	ldrb	r3, [r7, #11]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20000000 	.word	0x20000000
 80065a0:	95cbec1b 	.word	0x95cbec1b

080065a4 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	2b20      	cmp	r3, #32
 80065b8:	d01c      	beq.n	80065f4 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80065d0:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80065d2:	2100      	movs	r1, #0
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f7ff ff73 	bl	80064c0 <SAI_InterruptFlag>
 80065da:	4603      	mov	r3, r0
 80065dc:	43d9      	mvns	r1, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	691a      	ldr	r2, [r3, #16]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	400a      	ands	r2, r1
 80065ea:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f7ff fe11 	bl	800621c <HAL_SAI_TxCpltCallback>
#endif
}
 80065fa:	bf00      	nop
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b084      	sub	sp, #16
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006610:	68f8      	ldr	r0, [r7, #12]
 8006612:	f7ff fe0d 	bl	8006230 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006616:	bf00      	nop
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b084      	sub	sp, #16
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662a:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	69db      	ldr	r3, [r3, #28]
 8006630:	2b20      	cmp	r3, #32
 8006632:	d01c      	beq.n	800666e <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006642:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800664c:	2100      	movs	r1, #0
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f7ff ff36 	bl	80064c0 <SAI_InterruptFlag>
 8006654:	4603      	mov	r3, r0
 8006656:	43d9      	mvns	r1, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	691a      	ldr	r2, [r3, #16]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	400a      	ands	r2, r1
 8006664:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800666e:	68f8      	ldr	r0, [r7, #12]
 8006670:	f7fa fc7c 	bl	8000f6c <HAL_SAI_RxCpltCallback>
#endif
}
 8006674:	bf00      	nop
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006688:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f7fa fc58 	bl	8000f40 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006690:	bf00      	nop
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a4:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80066c4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f7ff ff32 	bl	8006530 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f7ff fdb1 	bl	8006244 <HAL_SAI_ErrorCallback>
#endif
}
 80066e2:	bf00      	nop
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b084      	sub	sp, #16
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e095      	b.n	8006828 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006700:	2b00      	cmp	r3, #0
 8006702:	d108      	bne.n	8006716 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800670c:	d009      	beq.n	8006722 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	61da      	str	r2, [r3, #28]
 8006714:	e005      	b.n	8006722 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b00      	cmp	r3, #0
 8006732:	d106      	bne.n	8006742 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f7fb fa5b 	bl	8001bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2202      	movs	r2, #2
 8006746:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006758:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006762:	d902      	bls.n	800676a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	e002      	b.n	8006770 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800676a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800676e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006778:	d007      	beq.n	800678a <HAL_SPI_Init+0xa0>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006782:	d002      	beq.n	800678a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	431a      	orrs	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067b8:	431a      	orrs	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067cc:	ea42 0103 	orr.w	r1, r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	0c1b      	lsrs	r3, r3, #16
 80067e6:	f003 0204 	and.w	r2, r3, #4
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	431a      	orrs	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067f8:	f003 0308 	and.w	r3, r3, #8
 80067fc:	431a      	orrs	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006806:	ea42 0103 	orr.w	r1, r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3710      	adds	r7, #16
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b088      	sub	sp, #32
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	4613      	mov	r3, r2
 800683e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006840:	f7fb fcd2 	bl	80021e8 <HAL_GetTick>
 8006844:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006846:	88fb      	ldrh	r3, [r7, #6]
 8006848:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b01      	cmp	r3, #1
 8006854:	d001      	beq.n	800685a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006856:	2302      	movs	r3, #2
 8006858:	e15c      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d002      	beq.n	8006866 <HAL_SPI_Transmit+0x36>
 8006860:	88fb      	ldrh	r3, [r7, #6]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e154      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006870:	2b01      	cmp	r3, #1
 8006872:	d101      	bne.n	8006878 <HAL_SPI_Transmit+0x48>
 8006874:	2302      	movs	r3, #2
 8006876:	e14d      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2203      	movs	r2, #3
 8006884:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	88fa      	ldrh	r2, [r7, #6]
 8006898:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	88fa      	ldrh	r2, [r7, #6]
 800689e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ca:	d10f      	bne.n	80068ec <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f6:	2b40      	cmp	r3, #64	@ 0x40
 80068f8:	d007      	beq.n	800690a <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006908:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006912:	d952      	bls.n	80069ba <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d002      	beq.n	8006922 <HAL_SPI_Transmit+0xf2>
 800691c:	8b7b      	ldrh	r3, [r7, #26]
 800691e:	2b01      	cmp	r3, #1
 8006920:	d145      	bne.n	80069ae <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006926:	881a      	ldrh	r2, [r3, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	1c9a      	adds	r2, r3, #2
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800693c:	b29b      	uxth	r3, r3
 800693e:	3b01      	subs	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006946:	e032      	b.n	80069ae <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0302 	and.w	r3, r3, #2
 8006952:	2b02      	cmp	r3, #2
 8006954:	d112      	bne.n	800697c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695a:	881a      	ldrh	r2, [r3, #0]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006966:	1c9a      	adds	r2, r3, #2
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006970:	b29b      	uxth	r3, r3
 8006972:	3b01      	subs	r3, #1
 8006974:	b29a      	uxth	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800697a:	e018      	b.n	80069ae <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800697c:	f7fb fc34 	bl	80021e8 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d803      	bhi.n	8006994 <HAL_SPI_Transmit+0x164>
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006992:	d102      	bne.n	800699a <HAL_SPI_Transmit+0x16a>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d109      	bne.n	80069ae <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e0b2      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1c7      	bne.n	8006948 <HAL_SPI_Transmit+0x118>
 80069b8:	e083      	b.n	8006ac2 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d002      	beq.n	80069c8 <HAL_SPI_Transmit+0x198>
 80069c2:	8b7b      	ldrh	r3, [r7, #26]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d177      	bne.n	8006ab8 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d912      	bls.n	80069f8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069d6:	881a      	ldrh	r2, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e2:	1c9a      	adds	r2, r3, #2
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	3b02      	subs	r3, #2
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069f6:	e05f      	b.n	8006ab8 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	330c      	adds	r3, #12
 8006a02:	7812      	ldrb	r2, [r2, #0]
 8006a04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0a:	1c5a      	adds	r2, r3, #1
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	3b01      	subs	r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006a1e:	e04b      	b.n	8006ab8 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d12b      	bne.n	8006a86 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d912      	bls.n	8006a5e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3c:	881a      	ldrh	r2, [r3, #0]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a48:	1c9a      	adds	r2, r3, #2
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	3b02      	subs	r3, #2
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a5c:	e02c      	b.n	8006ab8 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	330c      	adds	r3, #12
 8006a68:	7812      	ldrb	r2, [r2, #0]
 8006a6a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a70:	1c5a      	adds	r2, r3, #1
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a84:	e018      	b.n	8006ab8 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a86:	f7fb fbaf 	bl	80021e8 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d803      	bhi.n	8006a9e <HAL_SPI_Transmit+0x26e>
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9c:	d102      	bne.n	8006aa4 <HAL_SPI_Transmit+0x274>
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d109      	bne.n	8006ab8 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e02d      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1ae      	bne.n	8006a20 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ac2:	69fa      	ldr	r2, [r7, #28]
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fb66 	bl	8007198 <SPI_EndRxTxTransaction>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10a      	bne.n	8006af6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e000      	b.n	8006b14 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006b12:	2300      	movs	r3, #0
  }
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3720      	adds	r7, #32
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b08a      	sub	sp, #40	@ 0x28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b2e:	f7fb fb5b 	bl	80021e8 <HAL_GetTick>
 8006b32:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b3a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006b42:	887b      	ldrh	r3, [r7, #2]
 8006b44:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006b46:	887b      	ldrh	r3, [r7, #2]
 8006b48:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b4a:	7ffb      	ldrb	r3, [r7, #31]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d00c      	beq.n	8006b6a <HAL_SPI_TransmitReceive+0x4e>
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b56:	d106      	bne.n	8006b66 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d102      	bne.n	8006b66 <HAL_SPI_TransmitReceive+0x4a>
 8006b60:	7ffb      	ldrb	r3, [r7, #31]
 8006b62:	2b04      	cmp	r3, #4
 8006b64:	d001      	beq.n	8006b6a <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006b66:	2302      	movs	r3, #2
 8006b68:	e1f3      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_SPI_TransmitReceive+0x60>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d002      	beq.n	8006b7c <HAL_SPI_TransmitReceive+0x60>
 8006b76:	887b      	ldrh	r3, [r7, #2]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e1e8      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_SPI_TransmitReceive+0x72>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e1e1      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	d003      	beq.n	8006baa <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2205      	movs	r2, #5
 8006ba6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	887a      	ldrh	r2, [r7, #2]
 8006bba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	887a      	ldrh	r2, [r7, #2]
 8006bc2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	887a      	ldrh	r2, [r7, #2]
 8006bd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	887a      	ldrh	r2, [r7, #2]
 8006bd6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006bec:	d802      	bhi.n	8006bf4 <HAL_SPI_TransmitReceive+0xd8>
 8006bee:	8abb      	ldrh	r3, [r7, #20]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d908      	bls.n	8006c06 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	685a      	ldr	r2, [r3, #4]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c02:	605a      	str	r2, [r3, #4]
 8006c04:	e007      	b.n	8006c16 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c14:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d007      	beq.n	8006c34 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c3c:	f240 8083 	bls.w	8006d46 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_SPI_TransmitReceive+0x132>
 8006c48:	8afb      	ldrh	r3, [r7, #22]
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d16f      	bne.n	8006d2e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	881a      	ldrh	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c5e:	1c9a      	adds	r2, r3, #2
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c72:	e05c      	b.n	8006d2e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d11b      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x19e>
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d016      	beq.n	8006cba <HAL_SPI_TransmitReceive+0x19e>
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d113      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c96:	881a      	ldrh	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca2:	1c9a      	adds	r2, r3, #2
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f003 0301 	and.w	r3, r3, #1
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d11c      	bne.n	8006d02 <HAL_SPI_TransmitReceive+0x1e6>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d016      	beq.n	8006d02 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68da      	ldr	r2, [r3, #12]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cde:	b292      	uxth	r2, r2
 8006ce0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce6:	1c9a      	adds	r2, r3, #2
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006d02:	f7fb fa71 	bl	80021e8 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d80d      	bhi.n	8006d2e <HAL_SPI_TransmitReceive+0x212>
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d18:	d009      	beq.n	8006d2e <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e111      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d19d      	bne.n	8006c74 <HAL_SPI_TransmitReceive+0x158>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d197      	bne.n	8006c74 <HAL_SPI_TransmitReceive+0x158>
 8006d44:	e0e5      	b.n	8006f12 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <HAL_SPI_TransmitReceive+0x23a>
 8006d4e:	8afb      	ldrh	r3, [r7, #22]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	f040 80d1 	bne.w	8006ef8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d912      	bls.n	8006d86 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d64:	881a      	ldrh	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d70:	1c9a      	adds	r2, r3, #2
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	3b02      	subs	r3, #2
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d84:	e0b8      	b.n	8006ef8 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	7812      	ldrb	r2, [r2, #0]
 8006d92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d98:	1c5a      	adds	r2, r3, #1
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dac:	e0a4      	b.n	8006ef8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d134      	bne.n	8006e26 <HAL_SPI_TransmitReceive+0x30a>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d02f      	beq.n	8006e26 <HAL_SPI_TransmitReceive+0x30a>
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d12c      	bne.n	8006e26 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d912      	bls.n	8006dfc <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	881a      	ldrh	r2, [r3, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de6:	1c9a      	adds	r2, r3, #2
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	3b02      	subs	r3, #2
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006dfa:	e012      	b.n	8006e22 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	7812      	ldrb	r2, [r2, #0]
 8006e08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0e:	1c5a      	adds	r2, r3, #1
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e22:	2300      	movs	r3, #0
 8006e24:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d148      	bne.n	8006ec6 <HAL_SPI_TransmitReceive+0x3aa>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d042      	beq.n	8006ec6 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d923      	bls.n	8006e94 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68da      	ldr	r2, [r3, #12]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e56:	b292      	uxth	r2, r2
 8006e58:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5e:	1c9a      	adds	r2, r3, #2
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b02      	subs	r3, #2
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d81f      	bhi.n	8006ec2 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685a      	ldr	r2, [r3, #4]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e90:	605a      	str	r2, [r3, #4]
 8006e92:	e016      	b.n	8006ec2 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f103 020c 	add.w	r2, r3, #12
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea0:	7812      	ldrb	r2, [r2, #0]
 8006ea2:	b2d2      	uxtb	r2, r2
 8006ea4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ec6:	f7fb f98f 	bl	80021e8 <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d803      	bhi.n	8006ede <HAL_SPI_TransmitReceive+0x3c2>
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006edc:	d102      	bne.n	8006ee4 <HAL_SPI_TransmitReceive+0x3c8>
 8006ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d109      	bne.n	8006ef8 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e02c      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f47f af55 	bne.w	8006dae <HAL_SPI_TransmitReceive+0x292>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f47f af4e 	bne.w	8006dae <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f12:	6a3a      	ldr	r2, [r7, #32]
 8006f14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f000 f93e 	bl	8007198 <SPI_EndRxTxTransaction>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d008      	beq.n	8006f34 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2220      	movs	r2, #32
 8006f26:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e00e      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d001      	beq.n	8006f50 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e000      	b.n	8006f52 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006f50:	2300      	movs	r3, #0
  }
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3728      	adds	r7, #40	@ 0x28
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
	...

08006f5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	603b      	str	r3, [r7, #0]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f6c:	f7fb f93c 	bl	80021e8 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	1a9b      	subs	r3, r3, r2
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	4413      	add	r3, r2
 8006f7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f7c:	f7fb f934 	bl	80021e8 <HAL_GetTick>
 8006f80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f82:	4b39      	ldr	r3, [pc, #228]	@ (8007068 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	015b      	lsls	r3, r3, #5
 8006f88:	0d1b      	lsrs	r3, r3, #20
 8006f8a:	69fa      	ldr	r2, [r7, #28]
 8006f8c:	fb02 f303 	mul.w	r3, r2, r3
 8006f90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f92:	e054      	b.n	800703e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9a:	d050      	beq.n	800703e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f9c:	f7fb f924 	bl	80021e8 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d902      	bls.n	8006fb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d13d      	bne.n	800702e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fca:	d111      	bne.n	8006ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fd4:	d004      	beq.n	8006fe0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fde:	d107      	bne.n	8006ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff8:	d10f      	bne.n	800701a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007008:	601a      	str	r2, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007018:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e017      	b.n	800705e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d101      	bne.n	8007038 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007034:	2300      	movs	r3, #0
 8007036:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	3b01      	subs	r3, #1
 800703c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	4013      	ands	r3, r2
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	429a      	cmp	r2, r3
 800704c:	bf0c      	ite	eq
 800704e:	2301      	moveq	r3, #1
 8007050:	2300      	movne	r3, #0
 8007052:	b2db      	uxtb	r3, r3
 8007054:	461a      	mov	r2, r3
 8007056:	79fb      	ldrb	r3, [r7, #7]
 8007058:	429a      	cmp	r2, r3
 800705a:	d19b      	bne.n	8006f94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3720      	adds	r7, #32
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	20000000 	.word	0x20000000

0800706c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08a      	sub	sp, #40	@ 0x28
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
 8007078:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800707a:	2300      	movs	r3, #0
 800707c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800707e:	f7fb f8b3 	bl	80021e8 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007086:	1a9b      	subs	r3, r3, r2
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	4413      	add	r3, r2
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800708e:	f7fb f8ab 	bl	80021e8 <HAL_GetTick>
 8007092:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	330c      	adds	r3, #12
 800709a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800709c:	4b3d      	ldr	r3, [pc, #244]	@ (8007194 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	4613      	mov	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	00da      	lsls	r2, r3, #3
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	0d1b      	lsrs	r3, r3, #20
 80070ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ae:	fb02 f303 	mul.w	r3, r2, r3
 80070b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80070b4:	e060      	b.n	8007178 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80070bc:	d107      	bne.n	80070ce <SPI_WaitFifoStateUntilTimeout+0x62>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d104      	bne.n	80070ce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d4:	d050      	beq.n	8007178 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070d6:	f7fb f887 	bl	80021e8 <HAL_GetTick>
 80070da:	4602      	mov	r2, r0
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d902      	bls.n	80070ec <SPI_WaitFifoStateUntilTimeout+0x80>
 80070e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d13d      	bne.n	8007168 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007104:	d111      	bne.n	800712a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800710e:	d004      	beq.n	800711a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007118:	d107      	bne.n	800712a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007128:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800712e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007132:	d10f      	bne.n	8007154 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007152:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e010      	b.n	800718a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800716e:	2300      	movs	r3, #0
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	3b01      	subs	r3, #1
 8007176:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689a      	ldr	r2, [r3, #8]
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	4013      	ands	r3, r2
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	429a      	cmp	r2, r3
 8007186:	d196      	bne.n	80070b6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007188:	2300      	movs	r3, #0
}
 800718a:	4618      	mov	r0, r3
 800718c:	3728      	adds	r7, #40	@ 0x28
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000000 	.word	0x20000000

08007198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b086      	sub	sp, #24
 800719c:	af02      	add	r7, sp, #8
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f7ff ff5b 	bl	800706c <SPI_WaitFifoStateUntilTimeout>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d007      	beq.n	80071cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c0:	f043 0220 	orr.w	r2, r3, #32
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e027      	b.n	800721c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2200      	movs	r2, #0
 80071d4:	2180      	movs	r1, #128	@ 0x80
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f7ff fec0 	bl	8006f5c <SPI_WaitFlagStateUntilTimeout>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d007      	beq.n	80071f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e6:	f043 0220 	orr.w	r2, r3, #32
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e014      	b.n	800721c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f7ff ff34 	bl	800706c <SPI_WaitFifoStateUntilTimeout>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d007      	beq.n	800721a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800720e:	f043 0220 	orr.w	r2, r3, #32
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007216:	2303      	movs	r3, #3
 8007218:	e000      	b.n	800721c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e049      	b.n	80072ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d106      	bne.n	8007250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f841 	bl	80072d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	3304      	adds	r3, #4
 8007260:	4619      	mov	r1, r3
 8007262:	4610      	mov	r0, r2
 8007264:	f000 f9e0 	bl	8007628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b083      	sub	sp, #12
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
	...

080072e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b085      	sub	sp, #20
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d001      	beq.n	8007300 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e04f      	b.n	80073a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2202      	movs	r2, #2
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0201 	orr.w	r2, r2, #1
 8007316:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a23      	ldr	r2, [pc, #140]	@ (80073ac <HAL_TIM_Base_Start_IT+0xc4>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d01d      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800732a:	d018      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a1f      	ldr	r2, [pc, #124]	@ (80073b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d013      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a1e      	ldr	r2, [pc, #120]	@ (80073b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00e      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a1c      	ldr	r2, [pc, #112]	@ (80073b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d009      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a1b      	ldr	r2, [pc, #108]	@ (80073bc <HAL_TIM_Base_Start_IT+0xd4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d004      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x76>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a19      	ldr	r2, [pc, #100]	@ (80073c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d115      	bne.n	800738a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	4b17      	ldr	r3, [pc, #92]	@ (80073c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007366:	4013      	ands	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2b06      	cmp	r3, #6
 800736e:	d015      	beq.n	800739c <HAL_TIM_Base_Start_IT+0xb4>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007376:	d011      	beq.n	800739c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f042 0201 	orr.w	r2, r2, #1
 8007386:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007388:	e008      	b.n	800739c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f042 0201 	orr.w	r2, r2, #1
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e000      	b.n	800739e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	40012c00 	.word	0x40012c00
 80073b0:	40000400 	.word	0x40000400
 80073b4:	40000800 	.word	0x40000800
 80073b8:	40000c00 	.word	0x40000c00
 80073bc:	40013400 	.word	0x40013400
 80073c0:	40014000 	.word	0x40014000
 80073c4:	00010007 	.word	0x00010007

080073c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	f003 0302 	and.w	r3, r3, #2
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d020      	beq.n	800742c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d01b      	beq.n	800742c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f06f 0202 	mvn.w	r2, #2
 80073fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	f003 0303 	and.w	r3, r3, #3
 800740e:	2b00      	cmp	r3, #0
 8007410:	d003      	beq.n	800741a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 f8e9 	bl	80075ea <HAL_TIM_IC_CaptureCallback>
 8007418:	e005      	b.n	8007426 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 f8db 	bl	80075d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f8ec 	bl	80075fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	f003 0304 	and.w	r3, r3, #4
 8007432:	2b00      	cmp	r3, #0
 8007434:	d020      	beq.n	8007478 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f003 0304 	and.w	r3, r3, #4
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01b      	beq.n	8007478 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f06f 0204 	mvn.w	r2, #4
 8007448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2202      	movs	r2, #2
 800744e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f8c3 	bl	80075ea <HAL_TIM_IC_CaptureCallback>
 8007464:	e005      	b.n	8007472 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f8b5 	bl	80075d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f8c6 	bl	80075fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	f003 0308 	and.w	r3, r3, #8
 800747e:	2b00      	cmp	r3, #0
 8007480:	d020      	beq.n	80074c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f003 0308 	and.w	r3, r3, #8
 8007488:	2b00      	cmp	r3, #0
 800748a:	d01b      	beq.n	80074c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f06f 0208 	mvn.w	r2, #8
 8007494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2204      	movs	r2, #4
 800749a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f89d 	bl	80075ea <HAL_TIM_IC_CaptureCallback>
 80074b0:	e005      	b.n	80074be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 f88f 	bl	80075d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 f8a0 	bl	80075fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f003 0310 	and.w	r3, r3, #16
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d020      	beq.n	8007510 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f003 0310 	and.w	r3, r3, #16
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d01b      	beq.n	8007510 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0210 	mvn.w	r2, #16
 80074e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2208      	movs	r2, #8
 80074e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f877 	bl	80075ea <HAL_TIM_IC_CaptureCallback>
 80074fc:	e005      	b.n	800750a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f869 	bl	80075d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f87a 	bl	80075fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00c      	beq.n	8007534 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	d007      	beq.n	8007534 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f06f 0201 	mvn.w	r2, #1
 800752c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7f9 fdf4 	bl	800111c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800753a:	2b00      	cmp	r3, #0
 800753c:	d104      	bne.n	8007548 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00c      	beq.n	8007562 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800754e:	2b00      	cmp	r3, #0
 8007550:	d007      	beq.n	8007562 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800755a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f913 	bl	8007788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00c      	beq.n	8007586 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007572:	2b00      	cmp	r3, #0
 8007574:	d007      	beq.n	8007586 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800757e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f90b 	bl	800779c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00c      	beq.n	80075aa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007596:	2b00      	cmp	r3, #0
 8007598:	d007      	beq.n	80075aa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 f834 	bl	8007612 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f003 0320 	and.w	r3, r3, #32
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00c      	beq.n	80075ce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f003 0320 	and.w	r3, r3, #32
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d007      	beq.n	80075ce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f06f 0220 	mvn.w	r2, #32
 80075c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f8d3 	bl	8007774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075ce:	bf00      	nop
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075de:	bf00      	nop
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80075ea:	b480      	push	{r7}
 80075ec:	b083      	sub	sp, #12
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80075f2:	bf00      	nop
 80075f4:	370c      	adds	r7, #12
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800761a:	bf00      	nop
 800761c:	370c      	adds	r7, #12
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
	...

08007628 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007628:	b480      	push	{r7}
 800762a:	b085      	sub	sp, #20
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a46      	ldr	r2, [pc, #280]	@ (8007754 <TIM_Base_SetConfig+0x12c>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d013      	beq.n	8007668 <TIM_Base_SetConfig+0x40>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007646:	d00f      	beq.n	8007668 <TIM_Base_SetConfig+0x40>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a43      	ldr	r2, [pc, #268]	@ (8007758 <TIM_Base_SetConfig+0x130>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d00b      	beq.n	8007668 <TIM_Base_SetConfig+0x40>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a42      	ldr	r2, [pc, #264]	@ (800775c <TIM_Base_SetConfig+0x134>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d007      	beq.n	8007668 <TIM_Base_SetConfig+0x40>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a41      	ldr	r2, [pc, #260]	@ (8007760 <TIM_Base_SetConfig+0x138>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d003      	beq.n	8007668 <TIM_Base_SetConfig+0x40>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a40      	ldr	r2, [pc, #256]	@ (8007764 <TIM_Base_SetConfig+0x13c>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d108      	bne.n	800767a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800766e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	4313      	orrs	r3, r2
 8007678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a35      	ldr	r2, [pc, #212]	@ (8007754 <TIM_Base_SetConfig+0x12c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d01f      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007688:	d01b      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a32      	ldr	r2, [pc, #200]	@ (8007758 <TIM_Base_SetConfig+0x130>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d017      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a31      	ldr	r2, [pc, #196]	@ (800775c <TIM_Base_SetConfig+0x134>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d013      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a30      	ldr	r2, [pc, #192]	@ (8007760 <TIM_Base_SetConfig+0x138>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d00f      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a2f      	ldr	r2, [pc, #188]	@ (8007764 <TIM_Base_SetConfig+0x13c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d00b      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007768 <TIM_Base_SetConfig+0x140>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d007      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a2d      	ldr	r2, [pc, #180]	@ (800776c <TIM_Base_SetConfig+0x144>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d003      	beq.n	80076c2 <TIM_Base_SetConfig+0x9a>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a2c      	ldr	r2, [pc, #176]	@ (8007770 <TIM_Base_SetConfig+0x148>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d108      	bne.n	80076d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	4313      	orrs	r3, r2
 80076e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a16      	ldr	r2, [pc, #88]	@ (8007754 <TIM_Base_SetConfig+0x12c>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d00f      	beq.n	8007720 <TIM_Base_SetConfig+0xf8>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a18      	ldr	r2, [pc, #96]	@ (8007764 <TIM_Base_SetConfig+0x13c>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d00b      	beq.n	8007720 <TIM_Base_SetConfig+0xf8>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a17      	ldr	r2, [pc, #92]	@ (8007768 <TIM_Base_SetConfig+0x140>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d007      	beq.n	8007720 <TIM_Base_SetConfig+0xf8>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a16      	ldr	r2, [pc, #88]	@ (800776c <TIM_Base_SetConfig+0x144>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d003      	beq.n	8007720 <TIM_Base_SetConfig+0xf8>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a15      	ldr	r2, [pc, #84]	@ (8007770 <TIM_Base_SetConfig+0x148>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d103      	bne.n	8007728 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	691a      	ldr	r2, [r3, #16]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b01      	cmp	r3, #1
 8007738:	d105      	bne.n	8007746 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	f023 0201 	bic.w	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	611a      	str	r2, [r3, #16]
  }
}
 8007746:	bf00      	nop
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	40012c00 	.word	0x40012c00
 8007758:	40000400 	.word	0x40000400
 800775c:	40000800 	.word	0x40000800
 8007760:	40000c00 	.word	0x40000c00
 8007764:	40013400 	.word	0x40013400
 8007768:	40014000 	.word	0x40014000
 800776c:	40014400 	.word	0x40014400
 8007770:	40014800 	.word	0x40014800

08007774 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d101      	bne.n	80077c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e040      	b.n	8007844 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d106      	bne.n	80077d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7fa fc32 	bl	800203c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2224      	movs	r2, #36	@ 0x24
 80077dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f022 0201 	bic.w	r2, r2, #1
 80077ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fedc 	bl	80085b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fc21 	bl	8008044 <UART_SetConfig>
 8007802:	4603      	mov	r3, r0
 8007804:	2b01      	cmp	r3, #1
 8007806:	d101      	bne.n	800780c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e01b      	b.n	8007844 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	685a      	ldr	r2, [r3, #4]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800781a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689a      	ldr	r2, [r3, #8]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800782a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f042 0201 	orr.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 ff5b 	bl	80086f8 <UART_CheckIdleState>
 8007842:	4603      	mov	r3, r0
}
 8007844:	4618      	mov	r0, r3
 8007846:	3708      	adds	r7, #8
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b08a      	sub	sp, #40	@ 0x28
 8007850:	af02      	add	r7, sp, #8
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	603b      	str	r3, [r7, #0]
 8007858:	4613      	mov	r3, r2
 800785a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007860:	2b20      	cmp	r3, #32
 8007862:	d177      	bne.n	8007954 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d002      	beq.n	8007870 <HAL_UART_Transmit+0x24>
 800786a:	88fb      	ldrh	r3, [r7, #6]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e070      	b.n	8007956 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2221      	movs	r2, #33	@ 0x21
 8007880:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007882:	f7fa fcb1 	bl	80021e8 <HAL_GetTick>
 8007886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	88fa      	ldrh	r2, [r7, #6]
 800788c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	88fa      	ldrh	r2, [r7, #6]
 8007894:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078a0:	d108      	bne.n	80078b4 <HAL_UART_Transmit+0x68>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d104      	bne.n	80078b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80078aa:	2300      	movs	r3, #0
 80078ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	61bb      	str	r3, [r7, #24]
 80078b2:	e003      	b.n	80078bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078b8:	2300      	movs	r3, #0
 80078ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80078bc:	e02f      	b.n	800791e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	9300      	str	r3, [sp, #0]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	2200      	movs	r2, #0
 80078c6:	2180      	movs	r1, #128	@ 0x80
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f000 ffbd 	bl	8008848 <UART_WaitOnFlagUntilTimeout>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d004      	beq.n	80078de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2220      	movs	r2, #32
 80078d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e03b      	b.n	8007956 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10b      	bne.n	80078fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	881a      	ldrh	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078f0:	b292      	uxth	r2, r2
 80078f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	3302      	adds	r3, #2
 80078f8:	61bb      	str	r3, [r7, #24]
 80078fa:	e007      	b.n	800790c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	781a      	ldrb	r2, [r3, #0]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	3301      	adds	r3, #1
 800790a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007912:	b29b      	uxth	r3, r3
 8007914:	3b01      	subs	r3, #1
 8007916:	b29a      	uxth	r2, r3
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007924:	b29b      	uxth	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1c9      	bne.n	80078be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2200      	movs	r2, #0
 8007932:	2140      	movs	r1, #64	@ 0x40
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 ff87 	bl	8008848 <UART_WaitOnFlagUntilTimeout>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d004      	beq.n	800794a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2220      	movs	r2, #32
 8007944:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	e005      	b.n	8007956 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2220      	movs	r2, #32
 800794e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007950:	2300      	movs	r3, #0
 8007952:	e000      	b.n	8007956 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007954:	2302      	movs	r3, #2
  }
}
 8007956:	4618      	mov	r0, r3
 8007958:	3720      	adds	r7, #32
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
	...

08007960 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b08a      	sub	sp, #40	@ 0x28
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	4613      	mov	r3, r2
 800796c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007974:	2b20      	cmp	r3, #32
 8007976:	d137      	bne.n	80079e8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_UART_Receive_IT+0x24>
 800797e:	88fb      	ldrh	r3, [r7, #6]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d101      	bne.n	8007988 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e030      	b.n	80079ea <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a18      	ldr	r2, [pc, #96]	@ (80079f4 <HAL_UART_Receive_IT+0x94>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d01f      	beq.n	80079d8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d018      	beq.n	80079d8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	e853 3f00 	ldrex	r3, [r3]
 80079b2:	613b      	str	r3, [r7, #16]
   return(result);
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c4:	623b      	str	r3, [r7, #32]
 80079c6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	69f9      	ldr	r1, [r7, #28]
 80079ca:	6a3a      	ldr	r2, [r7, #32]
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e6      	bne.n	80079a6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079d8:	88fb      	ldrh	r3, [r7, #6]
 80079da:	461a      	mov	r2, r3
 80079dc:	68b9      	ldr	r1, [r7, #8]
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 ffa0 	bl	8008924 <UART_Start_Receive_IT>
 80079e4:	4603      	mov	r3, r0
 80079e6:	e000      	b.n	80079ea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80079e8:	2302      	movs	r3, #2
  }
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3728      	adds	r7, #40	@ 0x28
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40008000 	.word	0x40008000

080079f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b0ba      	sub	sp, #232	@ 0xe8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007a22:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007a26:	4013      	ands	r3, r2
 8007a28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007a2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d115      	bne.n	8007a60 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a38:	f003 0320 	and.w	r3, r3, #32
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00f      	beq.n	8007a60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d009      	beq.n	8007a60 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f000 82ca 	beq.w	8007fea <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	4798      	blx	r3
      }
      return;
 8007a5e:	e2c4      	b.n	8007fea <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007a60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f000 8117 	beq.w	8007c98 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d106      	bne.n	8007a84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007a76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007a7a:	4b85      	ldr	r3, [pc, #532]	@ (8007c90 <HAL_UART_IRQHandler+0x298>)
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f000 810a 	beq.w	8007c98 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d011      	beq.n	8007ab4 <HAL_UART_IRQHandler+0xbc>
 8007a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00b      	beq.n	8007ab4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007aaa:	f043 0201 	orr.w	r2, r3, #1
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d011      	beq.n	8007ae4 <HAL_UART_IRQHandler+0xec>
 8007ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00b      	beq.n	8007ae4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2202      	movs	r2, #2
 8007ad2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ada:	f043 0204 	orr.w	r2, r3, #4
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d011      	beq.n	8007b14 <HAL_UART_IRQHandler+0x11c>
 8007af0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007af4:	f003 0301 	and.w	r3, r3, #1
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2204      	movs	r2, #4
 8007b02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b0a:	f043 0202 	orr.w	r2, r3, #2
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b18:	f003 0308 	and.w	r3, r3, #8
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d017      	beq.n	8007b50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b24:	f003 0320 	and.w	r3, r3, #32
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d105      	bne.n	8007b38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007b2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00b      	beq.n	8007b50 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b46:	f043 0208 	orr.w	r2, r3, #8
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d012      	beq.n	8007b82 <HAL_UART_IRQHandler+0x18a>
 8007b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00c      	beq.n	8007b82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b78:	f043 0220 	orr.w	r2, r3, #32
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 8230 	beq.w	8007fee <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b92:	f003 0320 	and.w	r3, r3, #32
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00d      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b9e:	f003 0320 	and.w	r3, r3, #32
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d007      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bca:	2b40      	cmp	r3, #64	@ 0x40
 8007bcc:	d005      	beq.n	8007bda <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007bce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d04f      	beq.n	8007c7a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 ff68 	bl	8008ab0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bea:	2b40      	cmp	r3, #64	@ 0x40
 8007bec:	d141      	bne.n	8007c72 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3308      	adds	r3, #8
 8007bf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bfc:	e853 3f00 	ldrex	r3, [r3]
 8007c00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007c04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	3308      	adds	r3, #8
 8007c16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c2a:	e841 2300 	strex	r3, r2, [r1]
 8007c2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1d9      	bne.n	8007bee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d013      	beq.n	8007c6a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c46:	4a13      	ldr	r2, [pc, #76]	@ (8007c94 <HAL_UART_IRQHandler+0x29c>)
 8007c48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fa fd32 	bl	80026b8 <HAL_DMA_Abort_IT>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d017      	beq.n	8007c8a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007c64:	4610      	mov	r0, r2
 8007c66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c68:	e00f      	b.n	8007c8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f9d4 	bl	8008018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c70:	e00b      	b.n	8007c8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 f9d0 	bl	8008018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c78:	e007      	b.n	8007c8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 f9cc 	bl	8008018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007c88:	e1b1      	b.n	8007fee <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c8a:	bf00      	nop
    return;
 8007c8c:	e1af      	b.n	8007fee <HAL_UART_IRQHandler+0x5f6>
 8007c8e:	bf00      	nop
 8007c90:	04000120 	.word	0x04000120
 8007c94:	08008b79 	.word	0x08008b79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	f040 816a 	bne.w	8007f76 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ca6:	f003 0310 	and.w	r3, r3, #16
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 8163 	beq.w	8007f76 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cb4:	f003 0310 	and.w	r3, r3, #16
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 815c 	beq.w	8007f76 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2210      	movs	r2, #16
 8007cc4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd0:	2b40      	cmp	r3, #64	@ 0x40
 8007cd2:	f040 80d4 	bne.w	8007e7e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ce2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 80ad 	beq.w	8007e46 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	f080 80a5 	bcs.w	8007e46 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0320 	and.w	r3, r3, #32
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f040 8086 	bne.w	8007e24 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d24:	e853 3f00 	ldrex	r3, [r3]
 8007d28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007d42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d46:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d52:	e841 2300 	strex	r3, r2, [r1]
 8007d56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1da      	bne.n	8007d18 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	3308      	adds	r3, #8
 8007d68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d6c:	e853 3f00 	ldrex	r3, [r3]
 8007d70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d74:	f023 0301 	bic.w	r3, r3, #1
 8007d78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	3308      	adds	r3, #8
 8007d82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d86:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d92:	e841 2300 	strex	r3, r2, [r1]
 8007d96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1e1      	bne.n	8007d62 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	3308      	adds	r3, #8
 8007da4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007da8:	e853 3f00 	ldrex	r3, [r3]
 8007dac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007dae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007db4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007dc2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007dc8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007dca:	e841 2300 	strex	r3, r2, [r1]
 8007dce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007dd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1e3      	bne.n	8007d9e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2220      	movs	r2, #32
 8007dda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007df2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007df4:	f023 0310 	bic.w	r3, r3, #16
 8007df8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e08:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e4      	bne.n	8007de4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fa fc0c 	bl	800263c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f8f4 	bl	800802c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007e44:	e0d5      	b.n	8007ff2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007e4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e50:	429a      	cmp	r2, r3
 8007e52:	f040 80ce 	bne.w	8007ff2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f003 0320 	and.w	r3, r3, #32
 8007e62:	2b20      	cmp	r3, #32
 8007e64:	f040 80c5 	bne.w	8007ff2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007e74:	4619      	mov	r1, r3
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 f8d8 	bl	800802c <HAL_UARTEx_RxEventCallback>
      return;
 8007e7c:	e0b9      	b.n	8007ff2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 80ab 	beq.w	8007ff6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007ea0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 80a6 	beq.w	8007ff6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb2:	e853 3f00 	ldrex	r3, [r3]
 8007eb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ebe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ece:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ed2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e4      	bne.n	8007eaa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3308      	adds	r3, #8
 8007ee6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	623b      	str	r3, [r7, #32]
   return(result);
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	f023 0301 	bic.w	r3, r3, #1
 8007ef6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	3308      	adds	r3, #8
 8007f00:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f04:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f0c:	e841 2300 	strex	r3, r2, [r1]
 8007f10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1e3      	bne.n	8007ee0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	e853 3f00 	ldrex	r3, [r3]
 8007f38:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f023 0310 	bic.w	r3, r3, #16
 8007f40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f4e:	61fb      	str	r3, [r7, #28]
 8007f50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f52:	69b9      	ldr	r1, [r7, #24]
 8007f54:	69fa      	ldr	r2, [r7, #28]
 8007f56:	e841 2300 	strex	r3, r2, [r1]
 8007f5a:	617b      	str	r3, [r7, #20]
   return(result);
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d1e4      	bne.n	8007f2c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2202      	movs	r2, #2
 8007f66:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f85c 	bl	800802c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f74:	e03f      	b.n	8007ff6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00e      	beq.n	8007fa0 <HAL_UART_IRQHandler+0x5a8>
 8007f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d008      	beq.n	8007fa0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007f96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 ffe9 	bl	8008f70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f9e:	e02d      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00e      	beq.n	8007fca <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d008      	beq.n	8007fca <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d01c      	beq.n	8007ffa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	4798      	blx	r3
    }
    return;
 8007fc8:	e017      	b.n	8007ffa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d012      	beq.n	8007ffc <HAL_UART_IRQHandler+0x604>
 8007fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00c      	beq.n	8007ffc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 fdde 	bl	8008ba4 <UART_EndTransmit_IT>
    return;
 8007fe8:	e008      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
      return;
 8007fea:	bf00      	nop
 8007fec:	e006      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
    return;
 8007fee:	bf00      	nop
 8007ff0:	e004      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
      return;
 8007ff2:	bf00      	nop
 8007ff4:	e002      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
      return;
 8007ff6:	bf00      	nop
 8007ff8:	e000      	b.n	8007ffc <HAL_UART_IRQHandler+0x604>
    return;
 8007ffa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007ffc:	37e8      	adds	r7, #232	@ 0xe8
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop

08008004 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	460b      	mov	r3, r1
 8008036:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008038:	bf00      	nop
 800803a:	370c      	adds	r7, #12
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008048:	b08a      	sub	sp, #40	@ 0x28
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	689a      	ldr	r2, [r3, #8]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	431a      	orrs	r2, r3
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	431a      	orrs	r2, r3
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	4313      	orrs	r3, r2
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	4ba4      	ldr	r3, [pc, #656]	@ (8008304 <UART_SetConfig+0x2c0>)
 8008074:	4013      	ands	r3, r2
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	6812      	ldr	r2, [r2, #0]
 800807a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800807c:	430b      	orrs	r3, r1
 800807e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	430a      	orrs	r2, r1
 8008094:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a99      	ldr	r2, [pc, #612]	@ (8008308 <UART_SetConfig+0x2c4>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d004      	beq.n	80080b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080ac:	4313      	orrs	r3, r2
 80080ae:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080c0:	430a      	orrs	r2, r1
 80080c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a90      	ldr	r2, [pc, #576]	@ (800830c <UART_SetConfig+0x2c8>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d126      	bne.n	800811c <UART_SetConfig+0xd8>
 80080ce:	4b90      	ldr	r3, [pc, #576]	@ (8008310 <UART_SetConfig+0x2cc>)
 80080d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080d4:	f003 0303 	and.w	r3, r3, #3
 80080d8:	2b03      	cmp	r3, #3
 80080da:	d81b      	bhi.n	8008114 <UART_SetConfig+0xd0>
 80080dc:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <UART_SetConfig+0xa0>)
 80080de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e2:	bf00      	nop
 80080e4:	080080f5 	.word	0x080080f5
 80080e8:	08008105 	.word	0x08008105
 80080ec:	080080fd 	.word	0x080080fd
 80080f0:	0800810d 	.word	0x0800810d
 80080f4:	2301      	movs	r3, #1
 80080f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80080fa:	e116      	b.n	800832a <UART_SetConfig+0x2e6>
 80080fc:	2302      	movs	r3, #2
 80080fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008102:	e112      	b.n	800832a <UART_SetConfig+0x2e6>
 8008104:	2304      	movs	r3, #4
 8008106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800810a:	e10e      	b.n	800832a <UART_SetConfig+0x2e6>
 800810c:	2308      	movs	r3, #8
 800810e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008112:	e10a      	b.n	800832a <UART_SetConfig+0x2e6>
 8008114:	2310      	movs	r3, #16
 8008116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800811a:	e106      	b.n	800832a <UART_SetConfig+0x2e6>
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a7c      	ldr	r2, [pc, #496]	@ (8008314 <UART_SetConfig+0x2d0>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d138      	bne.n	8008198 <UART_SetConfig+0x154>
 8008126:	4b7a      	ldr	r3, [pc, #488]	@ (8008310 <UART_SetConfig+0x2cc>)
 8008128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812c:	f003 030c 	and.w	r3, r3, #12
 8008130:	2b0c      	cmp	r3, #12
 8008132:	d82d      	bhi.n	8008190 <UART_SetConfig+0x14c>
 8008134:	a201      	add	r2, pc, #4	@ (adr r2, 800813c <UART_SetConfig+0xf8>)
 8008136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813a:	bf00      	nop
 800813c:	08008171 	.word	0x08008171
 8008140:	08008191 	.word	0x08008191
 8008144:	08008191 	.word	0x08008191
 8008148:	08008191 	.word	0x08008191
 800814c:	08008181 	.word	0x08008181
 8008150:	08008191 	.word	0x08008191
 8008154:	08008191 	.word	0x08008191
 8008158:	08008191 	.word	0x08008191
 800815c:	08008179 	.word	0x08008179
 8008160:	08008191 	.word	0x08008191
 8008164:	08008191 	.word	0x08008191
 8008168:	08008191 	.word	0x08008191
 800816c:	08008189 	.word	0x08008189
 8008170:	2300      	movs	r3, #0
 8008172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008176:	e0d8      	b.n	800832a <UART_SetConfig+0x2e6>
 8008178:	2302      	movs	r3, #2
 800817a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800817e:	e0d4      	b.n	800832a <UART_SetConfig+0x2e6>
 8008180:	2304      	movs	r3, #4
 8008182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008186:	e0d0      	b.n	800832a <UART_SetConfig+0x2e6>
 8008188:	2308      	movs	r3, #8
 800818a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800818e:	e0cc      	b.n	800832a <UART_SetConfig+0x2e6>
 8008190:	2310      	movs	r3, #16
 8008192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008196:	e0c8      	b.n	800832a <UART_SetConfig+0x2e6>
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a5e      	ldr	r2, [pc, #376]	@ (8008318 <UART_SetConfig+0x2d4>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d125      	bne.n	80081ee <UART_SetConfig+0x1aa>
 80081a2:	4b5b      	ldr	r3, [pc, #364]	@ (8008310 <UART_SetConfig+0x2cc>)
 80081a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80081ac:	2b30      	cmp	r3, #48	@ 0x30
 80081ae:	d016      	beq.n	80081de <UART_SetConfig+0x19a>
 80081b0:	2b30      	cmp	r3, #48	@ 0x30
 80081b2:	d818      	bhi.n	80081e6 <UART_SetConfig+0x1a2>
 80081b4:	2b20      	cmp	r3, #32
 80081b6:	d00a      	beq.n	80081ce <UART_SetConfig+0x18a>
 80081b8:	2b20      	cmp	r3, #32
 80081ba:	d814      	bhi.n	80081e6 <UART_SetConfig+0x1a2>
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <UART_SetConfig+0x182>
 80081c0:	2b10      	cmp	r3, #16
 80081c2:	d008      	beq.n	80081d6 <UART_SetConfig+0x192>
 80081c4:	e00f      	b.n	80081e6 <UART_SetConfig+0x1a2>
 80081c6:	2300      	movs	r3, #0
 80081c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081cc:	e0ad      	b.n	800832a <UART_SetConfig+0x2e6>
 80081ce:	2302      	movs	r3, #2
 80081d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081d4:	e0a9      	b.n	800832a <UART_SetConfig+0x2e6>
 80081d6:	2304      	movs	r3, #4
 80081d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081dc:	e0a5      	b.n	800832a <UART_SetConfig+0x2e6>
 80081de:	2308      	movs	r3, #8
 80081e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081e4:	e0a1      	b.n	800832a <UART_SetConfig+0x2e6>
 80081e6:	2310      	movs	r3, #16
 80081e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081ec:	e09d      	b.n	800832a <UART_SetConfig+0x2e6>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a4a      	ldr	r2, [pc, #296]	@ (800831c <UART_SetConfig+0x2d8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d125      	bne.n	8008244 <UART_SetConfig+0x200>
 80081f8:	4b45      	ldr	r3, [pc, #276]	@ (8008310 <UART_SetConfig+0x2cc>)
 80081fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008202:	2bc0      	cmp	r3, #192	@ 0xc0
 8008204:	d016      	beq.n	8008234 <UART_SetConfig+0x1f0>
 8008206:	2bc0      	cmp	r3, #192	@ 0xc0
 8008208:	d818      	bhi.n	800823c <UART_SetConfig+0x1f8>
 800820a:	2b80      	cmp	r3, #128	@ 0x80
 800820c:	d00a      	beq.n	8008224 <UART_SetConfig+0x1e0>
 800820e:	2b80      	cmp	r3, #128	@ 0x80
 8008210:	d814      	bhi.n	800823c <UART_SetConfig+0x1f8>
 8008212:	2b00      	cmp	r3, #0
 8008214:	d002      	beq.n	800821c <UART_SetConfig+0x1d8>
 8008216:	2b40      	cmp	r3, #64	@ 0x40
 8008218:	d008      	beq.n	800822c <UART_SetConfig+0x1e8>
 800821a:	e00f      	b.n	800823c <UART_SetConfig+0x1f8>
 800821c:	2300      	movs	r3, #0
 800821e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008222:	e082      	b.n	800832a <UART_SetConfig+0x2e6>
 8008224:	2302      	movs	r3, #2
 8008226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800822a:	e07e      	b.n	800832a <UART_SetConfig+0x2e6>
 800822c:	2304      	movs	r3, #4
 800822e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008232:	e07a      	b.n	800832a <UART_SetConfig+0x2e6>
 8008234:	2308      	movs	r3, #8
 8008236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800823a:	e076      	b.n	800832a <UART_SetConfig+0x2e6>
 800823c:	2310      	movs	r3, #16
 800823e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008242:	e072      	b.n	800832a <UART_SetConfig+0x2e6>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a35      	ldr	r2, [pc, #212]	@ (8008320 <UART_SetConfig+0x2dc>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d12a      	bne.n	80082a4 <UART_SetConfig+0x260>
 800824e:	4b30      	ldr	r3, [pc, #192]	@ (8008310 <UART_SetConfig+0x2cc>)
 8008250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008254:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008258:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800825c:	d01a      	beq.n	8008294 <UART_SetConfig+0x250>
 800825e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008262:	d81b      	bhi.n	800829c <UART_SetConfig+0x258>
 8008264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008268:	d00c      	beq.n	8008284 <UART_SetConfig+0x240>
 800826a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800826e:	d815      	bhi.n	800829c <UART_SetConfig+0x258>
 8008270:	2b00      	cmp	r3, #0
 8008272:	d003      	beq.n	800827c <UART_SetConfig+0x238>
 8008274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008278:	d008      	beq.n	800828c <UART_SetConfig+0x248>
 800827a:	e00f      	b.n	800829c <UART_SetConfig+0x258>
 800827c:	2300      	movs	r3, #0
 800827e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008282:	e052      	b.n	800832a <UART_SetConfig+0x2e6>
 8008284:	2302      	movs	r3, #2
 8008286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800828a:	e04e      	b.n	800832a <UART_SetConfig+0x2e6>
 800828c:	2304      	movs	r3, #4
 800828e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008292:	e04a      	b.n	800832a <UART_SetConfig+0x2e6>
 8008294:	2308      	movs	r3, #8
 8008296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800829a:	e046      	b.n	800832a <UART_SetConfig+0x2e6>
 800829c:	2310      	movs	r3, #16
 800829e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082a2:	e042      	b.n	800832a <UART_SetConfig+0x2e6>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a17      	ldr	r2, [pc, #92]	@ (8008308 <UART_SetConfig+0x2c4>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d13a      	bne.n	8008324 <UART_SetConfig+0x2e0>
 80082ae:	4b18      	ldr	r3, [pc, #96]	@ (8008310 <UART_SetConfig+0x2cc>)
 80082b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80082b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80082bc:	d01a      	beq.n	80082f4 <UART_SetConfig+0x2b0>
 80082be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80082c2:	d81b      	bhi.n	80082fc <UART_SetConfig+0x2b8>
 80082c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082c8:	d00c      	beq.n	80082e4 <UART_SetConfig+0x2a0>
 80082ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082ce:	d815      	bhi.n	80082fc <UART_SetConfig+0x2b8>
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d003      	beq.n	80082dc <UART_SetConfig+0x298>
 80082d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082d8:	d008      	beq.n	80082ec <UART_SetConfig+0x2a8>
 80082da:	e00f      	b.n	80082fc <UART_SetConfig+0x2b8>
 80082dc:	2300      	movs	r3, #0
 80082de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082e2:	e022      	b.n	800832a <UART_SetConfig+0x2e6>
 80082e4:	2302      	movs	r3, #2
 80082e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082ea:	e01e      	b.n	800832a <UART_SetConfig+0x2e6>
 80082ec:	2304      	movs	r3, #4
 80082ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082f2:	e01a      	b.n	800832a <UART_SetConfig+0x2e6>
 80082f4:	2308      	movs	r3, #8
 80082f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082fa:	e016      	b.n	800832a <UART_SetConfig+0x2e6>
 80082fc:	2310      	movs	r3, #16
 80082fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008302:	e012      	b.n	800832a <UART_SetConfig+0x2e6>
 8008304:	efff69f3 	.word	0xefff69f3
 8008308:	40008000 	.word	0x40008000
 800830c:	40013800 	.word	0x40013800
 8008310:	40021000 	.word	0x40021000
 8008314:	40004400 	.word	0x40004400
 8008318:	40004800 	.word	0x40004800
 800831c:	40004c00 	.word	0x40004c00
 8008320:	40005000 	.word	0x40005000
 8008324:	2310      	movs	r3, #16
 8008326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a9f      	ldr	r2, [pc, #636]	@ (80085ac <UART_SetConfig+0x568>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d17a      	bne.n	800842a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008334:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008338:	2b08      	cmp	r3, #8
 800833a:	d824      	bhi.n	8008386 <UART_SetConfig+0x342>
 800833c:	a201      	add	r2, pc, #4	@ (adr r2, 8008344 <UART_SetConfig+0x300>)
 800833e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008342:	bf00      	nop
 8008344:	08008369 	.word	0x08008369
 8008348:	08008387 	.word	0x08008387
 800834c:	08008371 	.word	0x08008371
 8008350:	08008387 	.word	0x08008387
 8008354:	08008377 	.word	0x08008377
 8008358:	08008387 	.word	0x08008387
 800835c:	08008387 	.word	0x08008387
 8008360:	08008387 	.word	0x08008387
 8008364:	0800837f 	.word	0x0800837f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008368:	f7fc f89e 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 800836c:	61f8      	str	r0, [r7, #28]
        break;
 800836e:	e010      	b.n	8008392 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008370:	4b8f      	ldr	r3, [pc, #572]	@ (80085b0 <UART_SetConfig+0x56c>)
 8008372:	61fb      	str	r3, [r7, #28]
        break;
 8008374:	e00d      	b.n	8008392 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008376:	f7fb ffff 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 800837a:	61f8      	str	r0, [r7, #28]
        break;
 800837c:	e009      	b.n	8008392 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800837e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008382:	61fb      	str	r3, [r7, #28]
        break;
 8008384:	e005      	b.n	8008392 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008386:	2300      	movs	r3, #0
 8008388:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008390:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	2b00      	cmp	r3, #0
 8008396:	f000 80fb 	beq.w	8008590 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	4613      	mov	r3, r2
 80083a0:	005b      	lsls	r3, r3, #1
 80083a2:	4413      	add	r3, r2
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d305      	bcc.n	80083b6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80083b0:	69fa      	ldr	r2, [r7, #28]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d903      	bls.n	80083be <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80083bc:	e0e8      	b.n	8008590 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	2200      	movs	r2, #0
 80083c2:	461c      	mov	r4, r3
 80083c4:	4615      	mov	r5, r2
 80083c6:	f04f 0200 	mov.w	r2, #0
 80083ca:	f04f 0300 	mov.w	r3, #0
 80083ce:	022b      	lsls	r3, r5, #8
 80083d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80083d4:	0222      	lsls	r2, r4, #8
 80083d6:	68f9      	ldr	r1, [r7, #12]
 80083d8:	6849      	ldr	r1, [r1, #4]
 80083da:	0849      	lsrs	r1, r1, #1
 80083dc:	2000      	movs	r0, #0
 80083de:	4688      	mov	r8, r1
 80083e0:	4681      	mov	r9, r0
 80083e2:	eb12 0a08 	adds.w	sl, r2, r8
 80083e6:	eb43 0b09 	adc.w	fp, r3, r9
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	603b      	str	r3, [r7, #0]
 80083f2:	607a      	str	r2, [r7, #4]
 80083f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083f8:	4650      	mov	r0, sl
 80083fa:	4659      	mov	r1, fp
 80083fc:	f7f8 f846 	bl	800048c <__aeabi_uldivmod>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4613      	mov	r3, r2
 8008406:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800840e:	d308      	bcc.n	8008422 <UART_SetConfig+0x3de>
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008416:	d204      	bcs.n	8008422 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	60da      	str	r2, [r3, #12]
 8008420:	e0b6      	b.n	8008590 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008428:	e0b2      	b.n	8008590 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	69db      	ldr	r3, [r3, #28]
 800842e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008432:	d15e      	bne.n	80084f2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008434:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008438:	2b08      	cmp	r3, #8
 800843a:	d828      	bhi.n	800848e <UART_SetConfig+0x44a>
 800843c:	a201      	add	r2, pc, #4	@ (adr r2, 8008444 <UART_SetConfig+0x400>)
 800843e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008442:	bf00      	nop
 8008444:	08008469 	.word	0x08008469
 8008448:	08008471 	.word	0x08008471
 800844c:	08008479 	.word	0x08008479
 8008450:	0800848f 	.word	0x0800848f
 8008454:	0800847f 	.word	0x0800847f
 8008458:	0800848f 	.word	0x0800848f
 800845c:	0800848f 	.word	0x0800848f
 8008460:	0800848f 	.word	0x0800848f
 8008464:	08008487 	.word	0x08008487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008468:	f7fc f81e 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 800846c:	61f8      	str	r0, [r7, #28]
        break;
 800846e:	e014      	b.n	800849a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008470:	f7fc f830 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 8008474:	61f8      	str	r0, [r7, #28]
        break;
 8008476:	e010      	b.n	800849a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008478:	4b4d      	ldr	r3, [pc, #308]	@ (80085b0 <UART_SetConfig+0x56c>)
 800847a:	61fb      	str	r3, [r7, #28]
        break;
 800847c:	e00d      	b.n	800849a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800847e:	f7fb ff7b 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8008482:	61f8      	str	r0, [r7, #28]
        break;
 8008484:	e009      	b.n	800849a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800848a:	61fb      	str	r3, [r7, #28]
        break;
 800848c:	e005      	b.n	800849a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800848e:	2300      	movs	r3, #0
 8008490:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008498:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d077      	beq.n	8008590 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	005a      	lsls	r2, r3, #1
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	085b      	lsrs	r3, r3, #1
 80084aa:	441a      	add	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	2b0f      	cmp	r3, #15
 80084ba:	d916      	bls.n	80084ea <UART_SetConfig+0x4a6>
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084c2:	d212      	bcs.n	80084ea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	f023 030f 	bic.w	r3, r3, #15
 80084cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	085b      	lsrs	r3, r3, #1
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	f003 0307 	and.w	r3, r3, #7
 80084d8:	b29a      	uxth	r2, r3
 80084da:	8afb      	ldrh	r3, [r7, #22]
 80084dc:	4313      	orrs	r3, r2
 80084de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	8afa      	ldrh	r2, [r7, #22]
 80084e6:	60da      	str	r2, [r3, #12]
 80084e8:	e052      	b.n	8008590 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80084f0:	e04e      	b.n	8008590 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80084f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80084f6:	2b08      	cmp	r3, #8
 80084f8:	d827      	bhi.n	800854a <UART_SetConfig+0x506>
 80084fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008500 <UART_SetConfig+0x4bc>)
 80084fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008500:	08008525 	.word	0x08008525
 8008504:	0800852d 	.word	0x0800852d
 8008508:	08008535 	.word	0x08008535
 800850c:	0800854b 	.word	0x0800854b
 8008510:	0800853b 	.word	0x0800853b
 8008514:	0800854b 	.word	0x0800854b
 8008518:	0800854b 	.word	0x0800854b
 800851c:	0800854b 	.word	0x0800854b
 8008520:	08008543 	.word	0x08008543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008524:	f7fb ffc0 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8008528:	61f8      	str	r0, [r7, #28]
        break;
 800852a:	e014      	b.n	8008556 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800852c:	f7fb ffd2 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 8008530:	61f8      	str	r0, [r7, #28]
        break;
 8008532:	e010      	b.n	8008556 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008534:	4b1e      	ldr	r3, [pc, #120]	@ (80085b0 <UART_SetConfig+0x56c>)
 8008536:	61fb      	str	r3, [r7, #28]
        break;
 8008538:	e00d      	b.n	8008556 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800853a:	f7fb ff1d 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 800853e:	61f8      	str	r0, [r7, #28]
        break;
 8008540:	e009      	b.n	8008556 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008546:	61fb      	str	r3, [r7, #28]
        break;
 8008548:	e005      	b.n	8008556 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800854a:	2300      	movs	r3, #0
 800854c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008554:	bf00      	nop
    }

    if (pclk != 0U)
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d019      	beq.n	8008590 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	085a      	lsrs	r2, r3, #1
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	441a      	add	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	fbb2 f3f3 	udiv	r3, r2, r3
 800856e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008570:	69bb      	ldr	r3, [r7, #24]
 8008572:	2b0f      	cmp	r3, #15
 8008574:	d909      	bls.n	800858a <UART_SetConfig+0x546>
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800857c:	d205      	bcs.n	800858a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	b29a      	uxth	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60da      	str	r2, [r3, #12]
 8008588:	e002      	b.n	8008590 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800859c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3728      	adds	r7, #40	@ 0x28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085aa:	bf00      	nop
 80085ac:	40008000 	.word	0x40008000
 80085b0:	00f42400 	.word	0x00f42400

080085b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085c0:	f003 0308 	and.w	r3, r3, #8
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00a      	beq.n	80085de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	430a      	orrs	r2, r1
 80085dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d00a      	beq.n	8008600 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	430a      	orrs	r2, r1
 80085fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008604:	f003 0302 	and.w	r3, r3, #2
 8008608:	2b00      	cmp	r3, #0
 800860a:	d00a      	beq.n	8008622 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	430a      	orrs	r2, r1
 8008620:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008626:	f003 0304 	and.w	r3, r3, #4
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00a      	beq.n	8008644 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	430a      	orrs	r2, r1
 8008642:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008648:	f003 0310 	and.w	r3, r3, #16
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00a      	beq.n	8008666 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	430a      	orrs	r2, r1
 8008664:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	f003 0320 	and.w	r3, r3, #32
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00a      	beq.n	8008688 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	430a      	orrs	r2, r1
 8008686:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008690:	2b00      	cmp	r3, #0
 8008692:	d01a      	beq.n	80086ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	430a      	orrs	r2, r1
 80086a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086b2:	d10a      	bne.n	80086ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	430a      	orrs	r2, r1
 80086c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00a      	beq.n	80086ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	430a      	orrs	r2, r1
 80086ea:	605a      	str	r2, [r3, #4]
  }
}
 80086ec:	bf00      	nop
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b098      	sub	sp, #96	@ 0x60
 80086fc:	af02      	add	r7, sp, #8
 80086fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008708:	f7f9 fd6e 	bl	80021e8 <HAL_GetTick>
 800870c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 0308 	and.w	r3, r3, #8
 8008718:	2b08      	cmp	r3, #8
 800871a:	d12e      	bne.n	800877a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800871c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008724:	2200      	movs	r2, #0
 8008726:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f88c 	bl	8008848 <UART_WaitOnFlagUntilTimeout>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d021      	beq.n	800877a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873e:	e853 3f00 	ldrex	r3, [r3]
 8008742:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008746:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800874a:	653b      	str	r3, [r7, #80]	@ 0x50
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	461a      	mov	r2, r3
 8008752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008754:	647b      	str	r3, [r7, #68]	@ 0x44
 8008756:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008758:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800875a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800875c:	e841 2300 	strex	r3, r2, [r1]
 8008760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1e6      	bne.n	8008736 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e062      	b.n	8008840 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 0304 	and.w	r3, r3, #4
 8008784:	2b04      	cmp	r3, #4
 8008786:	d149      	bne.n	800881c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008788:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008790:	2200      	movs	r2, #0
 8008792:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f856 	bl	8008848 <UART_WaitOnFlagUntilTimeout>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d03c      	beq.n	800881c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	623b      	str	r3, [r7, #32]
   return(result);
 80087b0:	6a3b      	ldr	r3, [r7, #32]
 80087b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	461a      	mov	r2, r3
 80087be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80087c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e6      	bne.n	80087a2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3308      	adds	r3, #8
 80087da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	e853 3f00 	ldrex	r3, [r3]
 80087e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	3308      	adds	r3, #8
 80087f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087f4:	61fa      	str	r2, [r7, #28]
 80087f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f8:	69b9      	ldr	r1, [r7, #24]
 80087fa:	69fa      	ldr	r2, [r7, #28]
 80087fc:	e841 2300 	strex	r3, r2, [r1]
 8008800:	617b      	str	r3, [r7, #20]
   return(result);
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1e5      	bne.n	80087d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2220      	movs	r2, #32
 800880c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e011      	b.n	8008840 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2220      	movs	r2, #32
 8008820:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3758      	adds	r7, #88	@ 0x58
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	603b      	str	r3, [r7, #0]
 8008854:	4613      	mov	r3, r2
 8008856:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008858:	e04f      	b.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008860:	d04b      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008862:	f7f9 fcc1 	bl	80021e8 <HAL_GetTick>
 8008866:	4602      	mov	r2, r0
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	69ba      	ldr	r2, [r7, #24]
 800886e:	429a      	cmp	r2, r3
 8008870:	d302      	bcc.n	8008878 <UART_WaitOnFlagUntilTimeout+0x30>
 8008872:	69bb      	ldr	r3, [r7, #24]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e04e      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f003 0304 	and.w	r3, r3, #4
 8008886:	2b00      	cmp	r3, #0
 8008888:	d037      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b80      	cmp	r3, #128	@ 0x80
 800888e:	d034      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	2b40      	cmp	r3, #64	@ 0x40
 8008894:	d031      	beq.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	69db      	ldr	r3, [r3, #28]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b08      	cmp	r3, #8
 80088a2:	d110      	bne.n	80088c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2208      	movs	r2, #8
 80088aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f000 f8ff 	bl	8008ab0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2208      	movs	r2, #8
 80088b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e029      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088d4:	d111      	bne.n	80088fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088e0:	68f8      	ldr	r0, [r7, #12]
 80088e2:	f000 f8e5 	bl	8008ab0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2220      	movs	r2, #32
 80088ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e00f      	b.n	800891a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69da      	ldr	r2, [r3, #28]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	4013      	ands	r3, r2
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	429a      	cmp	r2, r3
 8008908:	bf0c      	ite	eq
 800890a:	2301      	moveq	r3, #1
 800890c:	2300      	movne	r3, #0
 800890e:	b2db      	uxtb	r3, r3
 8008910:	461a      	mov	r2, r3
 8008912:	79fb      	ldrb	r3, [r7, #7]
 8008914:	429a      	cmp	r2, r3
 8008916:	d0a0      	beq.n	800885a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
	...

08008924 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008924:	b480      	push	{r7}
 8008926:	b097      	sub	sp, #92	@ 0x5c
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	4613      	mov	r3, r2
 8008930:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	88fa      	ldrh	r2, [r7, #6]
 800893c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	88fa      	ldrh	r2, [r7, #6]
 8008944:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008956:	d10e      	bne.n	8008976 <UART_Start_Receive_IT+0x52>
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	691b      	ldr	r3, [r3, #16]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d105      	bne.n	800896c <UART_Start_Receive_IT+0x48>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008966:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800896a:	e02d      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	22ff      	movs	r2, #255	@ 0xff
 8008970:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008974:	e028      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d10d      	bne.n	800899a <UART_Start_Receive_IT+0x76>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <UART_Start_Receive_IT+0x6c>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	22ff      	movs	r2, #255	@ 0xff
 800898a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800898e:	e01b      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	227f      	movs	r2, #127	@ 0x7f
 8008994:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008998:	e016      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089a2:	d10d      	bne.n	80089c0 <UART_Start_Receive_IT+0x9c>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d104      	bne.n	80089b6 <UART_Start_Receive_IT+0x92>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	227f      	movs	r2, #127	@ 0x7f
 80089b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80089b4:	e008      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	223f      	movs	r2, #63	@ 0x3f
 80089ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80089be:	e003      	b.n	80089c8 <UART_Start_Receive_IT+0xa4>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2222      	movs	r2, #34	@ 0x22
 80089d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3308      	adds	r3, #8
 80089de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089e2:	e853 3f00 	ldrex	r3, [r3]
 80089e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ea:	f043 0301 	orr.w	r3, r3, #1
 80089ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	3308      	adds	r3, #8
 80089f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80089f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80089fa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80089fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a00:	e841 2300 	strex	r3, r2, [r1]
 8008a04:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1e5      	bne.n	80089d8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a14:	d107      	bne.n	8008a26 <UART_Start_Receive_IT+0x102>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d103      	bne.n	8008a26 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	4a21      	ldr	r2, [pc, #132]	@ (8008aa8 <UART_Start_Receive_IT+0x184>)
 8008a22:	669a      	str	r2, [r3, #104]	@ 0x68
 8008a24:	e002      	b.n	8008a2c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	4a20      	ldr	r2, [pc, #128]	@ (8008aac <UART_Start_Receive_IT+0x188>)
 8008a2a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d019      	beq.n	8008a68 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3c:	e853 3f00 	ldrex	r3, [r3]
 8008a40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a44:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a54:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a5a:	e841 2300 	strex	r3, r2, [r1]
 8008a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1e6      	bne.n	8008a34 <UART_Start_Receive_IT+0x110>
 8008a66:	e018      	b.n	8008a9a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	e853 3f00 	ldrex	r3, [r3]
 8008a74:	613b      	str	r3, [r7, #16]
   return(result);
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	f043 0320 	orr.w	r3, r3, #32
 8008a7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	461a      	mov	r2, r3
 8008a84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a86:	623b      	str	r3, [r7, #32]
 8008a88:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	69f9      	ldr	r1, [r7, #28]
 8008a8c:	6a3a      	ldr	r2, [r7, #32]
 8008a8e:	e841 2300 	strex	r3, r2, [r1]
 8008a92:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1e6      	bne.n	8008a68 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	375c      	adds	r7, #92	@ 0x5c
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	08008db5 	.word	0x08008db5
 8008aac:	08008bf9 	.word	0x08008bf9

08008ab0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b095      	sub	sp, #84	@ 0x54
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac0:	e853 3f00 	ldrex	r3, [r3]
 8008ac4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008acc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ad6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ad8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ada:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008adc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ade:	e841 2300 	strex	r3, r2, [r1]
 8008ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1e6      	bne.n	8008ab8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	3308      	adds	r3, #8
 8008af0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af2:	6a3b      	ldr	r3, [r7, #32]
 8008af4:	e853 3f00 	ldrex	r3, [r3]
 8008af8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	f023 0301 	bic.w	r3, r3, #1
 8008b00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	3308      	adds	r3, #8
 8008b08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b12:	e841 2300 	strex	r3, r2, [r1]
 8008b16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1e5      	bne.n	8008aea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d118      	bne.n	8008b58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	e853 3f00 	ldrex	r3, [r3]
 8008b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f023 0310 	bic.w	r3, r3, #16
 8008b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	461a      	mov	r2, r3
 8008b42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b44:	61bb      	str	r3, [r7, #24]
 8008b46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b48:	6979      	ldr	r1, [r7, #20]
 8008b4a:	69ba      	ldr	r2, [r7, #24]
 8008b4c:	e841 2300 	strex	r3, r2, [r1]
 8008b50:	613b      	str	r3, [r7, #16]
   return(result);
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1e6      	bne.n	8008b26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2220      	movs	r2, #32
 8008b5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008b6c:	bf00      	nop
 8008b6e:	3754      	adds	r7, #84	@ 0x54
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f7ff fa3e 	bl	8008018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b9c:	bf00      	nop
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b088      	sub	sp, #32
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	e853 3f00 	ldrex	r3, [r3]
 8008bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bc0:	61fb      	str	r3, [r7, #28]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	61bb      	str	r3, [r7, #24]
 8008bcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bce:	6979      	ldr	r1, [r7, #20]
 8008bd0:	69ba      	ldr	r2, [r7, #24]
 8008bd2:	e841 2300 	strex	r3, r2, [r1]
 8008bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1e6      	bne.n	8008bac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2220      	movs	r2, #32
 8008be2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7ff fa0a 	bl	8008004 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bf0:	bf00      	nop
 8008bf2:	3720      	adds	r7, #32
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b09c      	sub	sp, #112	@ 0x70
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c10:	2b22      	cmp	r3, #34	@ 0x22
 8008c12:	f040 80be 	bne.w	8008d92 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008c1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c20:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008c24:	b2d9      	uxtb	r1, r3
 8008c26:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c30:	400a      	ands	r2, r1
 8008c32:	b2d2      	uxtb	r2, r2
 8008c34:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3a:	1c5a      	adds	r2, r3, #1
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	b29a      	uxth	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	f040 80a3 	bne.w	8008da6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c68:	e853 3f00 	ldrex	r3, [r3]
 8008c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c86:	e841 2300 	strex	r3, r2, [r1]
 8008c8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1e6      	bne.n	8008c60 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	3308      	adds	r3, #8
 8008c98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9c:	e853 3f00 	ldrex	r3, [r3]
 8008ca0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca4:	f023 0301 	bic.w	r3, r3, #1
 8008ca8:	667b      	str	r3, [r7, #100]	@ 0x64
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	3308      	adds	r3, #8
 8008cb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008cb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8008cb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cba:	e841 2300 	strex	r3, r2, [r1]
 8008cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1e5      	bne.n	8008c92 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2220      	movs	r2, #32
 8008cca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a34      	ldr	r2, [pc, #208]	@ (8008db0 <UART_RxISR_8BIT+0x1b8>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d01f      	beq.n	8008d24 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d018      	beq.n	8008d24 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfa:	e853 3f00 	ldrex	r3, [r3]
 8008cfe:	623b      	str	r3, [r7, #32]
   return(result);
 8008d00:	6a3b      	ldr	r3, [r7, #32]
 8008d02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d06:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d18:	e841 2300 	strex	r3, r2, [r1]
 8008d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d1e6      	bne.n	8008cf2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d12e      	bne.n	8008d8a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	e853 3f00 	ldrex	r3, [r3]
 8008d3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f023 0310 	bic.w	r3, r3, #16
 8008d46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d50:	61fb      	str	r3, [r7, #28]
 8008d52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d54:	69b9      	ldr	r1, [r7, #24]
 8008d56:	69fa      	ldr	r2, [r7, #28]
 8008d58:	e841 2300 	strex	r3, r2, [r1]
 8008d5c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1e6      	bne.n	8008d32 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	69db      	ldr	r3, [r3, #28]
 8008d6a:	f003 0310 	and.w	r3, r3, #16
 8008d6e:	2b10      	cmp	r3, #16
 8008d70:	d103      	bne.n	8008d7a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2210      	movs	r2, #16
 8008d78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d80:	4619      	mov	r1, r3
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7ff f952 	bl	800802c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d88:	e00d      	b.n	8008da6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7f9 f9ba 	bl	8002104 <HAL_UART_RxCpltCallback>
}
 8008d90:	e009      	b.n	8008da6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	8b1b      	ldrh	r3, [r3, #24]
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f042 0208 	orr.w	r2, r2, #8
 8008da2:	b292      	uxth	r2, r2
 8008da4:	831a      	strh	r2, [r3, #24]
}
 8008da6:	bf00      	nop
 8008da8:	3770      	adds	r7, #112	@ 0x70
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	40008000 	.word	0x40008000

08008db4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b09c      	sub	sp, #112	@ 0x70
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008dc2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dcc:	2b22      	cmp	r3, #34	@ 0x22
 8008dce:	f040 80be 	bne.w	8008f4e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008dd8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008de0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008de2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008de6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008dea:	4013      	ands	r3, r2
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008df0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008df6:	1c9a      	adds	r2, r3, #2
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	3b01      	subs	r3, #1
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f040 80a3 	bne.w	8008f62 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e24:	e853 3f00 	ldrex	r3, [r3]
 8008e28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e30:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	461a      	mov	r2, r3
 8008e38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e3c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008e40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008e42:	e841 2300 	strex	r3, r2, [r1]
 8008e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008e48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1e6      	bne.n	8008e1c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	3308      	adds	r3, #8
 8008e54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e58:	e853 3f00 	ldrex	r3, [r3]
 8008e5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e60:	f023 0301 	bic.w	r3, r3, #1
 8008e64:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	3308      	adds	r3, #8
 8008e6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008e6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e76:	e841 2300 	strex	r3, r2, [r1]
 8008e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1e5      	bne.n	8008e4e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2220      	movs	r2, #32
 8008e86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a34      	ldr	r2, [pc, #208]	@ (8008f6c <UART_RxISR_16BIT+0x1b8>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d01f      	beq.n	8008ee0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d018      	beq.n	8008ee0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	6a3b      	ldr	r3, [r7, #32]
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ec2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	461a      	mov	r2, r3
 8008eca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ece:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e6      	bne.n	8008eae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d12e      	bne.n	8008f46 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	e853 3f00 	ldrex	r3, [r3]
 8008efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	f023 0310 	bic.w	r3, r3, #16
 8008f02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f0c:	61bb      	str	r3, [r7, #24]
 8008f0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f10:	6979      	ldr	r1, [r7, #20]
 8008f12:	69ba      	ldr	r2, [r7, #24]
 8008f14:	e841 2300 	strex	r3, r2, [r1]
 8008f18:	613b      	str	r3, [r7, #16]
   return(result);
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1e6      	bne.n	8008eee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	69db      	ldr	r3, [r3, #28]
 8008f26:	f003 0310 	and.w	r3, r3, #16
 8008f2a:	2b10      	cmp	r3, #16
 8008f2c:	d103      	bne.n	8008f36 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2210      	movs	r2, #16
 8008f34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7ff f874 	bl	800802c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f44:	e00d      	b.n	8008f62 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f7f9 f8dc 	bl	8002104 <HAL_UART_RxCpltCallback>
}
 8008f4c:	e009      	b.n	8008f62 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	8b1b      	ldrh	r3, [r3, #24]
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f042 0208 	orr.w	r2, r2, #8
 8008f5e:	b292      	uxth	r2, r2
 8008f60:	831a      	strh	r2, [r3, #24]
}
 8008f62:	bf00      	nop
 8008f64:	3770      	adds	r7, #112	@ 0x70
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	bf00      	nop
 8008f6c:	40008000 	.word	0x40008000

08008f70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008f92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f96:	2b84      	cmp	r3, #132	@ 0x84
 8008f98:	d005      	beq.n	8008fa6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008f9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	3303      	adds	r3, #3
 8008fa4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008fb8:	f000 fe3a 	bl	8009c30 <vTaskStartScheduler>
  
  return osOK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fc4:	b089      	sub	sp, #36	@ 0x24
 8008fc6:	af04      	add	r7, sp, #16
 8008fc8:	6078      	str	r0, [r7, #4]
 8008fca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d020      	beq.n	8009016 <osThreadCreate+0x54>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	699b      	ldr	r3, [r3, #24]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d01c      	beq.n	8009016 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	685c      	ldr	r4, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	691e      	ldr	r6, [r3, #16]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7ff ffc8 	bl	8008f84 <makeFreeRtosPriority>
 8008ff4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ffe:	9202      	str	r2, [sp, #8]
 8009000:	9301      	str	r3, [sp, #4]
 8009002:	9100      	str	r1, [sp, #0]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	4632      	mov	r2, r6
 8009008:	4629      	mov	r1, r5
 800900a:	4620      	mov	r0, r4
 800900c:	f000 fc2a 	bl	8009864 <xTaskCreateStatic>
 8009010:	4603      	mov	r3, r0
 8009012:	60fb      	str	r3, [r7, #12]
 8009014:	e01c      	b.n	8009050 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	685c      	ldr	r4, [r3, #4]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009022:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800902a:	4618      	mov	r0, r3
 800902c:	f7ff ffaa 	bl	8008f84 <makeFreeRtosPriority>
 8009030:	4602      	mov	r2, r0
 8009032:	f107 030c 	add.w	r3, r7, #12
 8009036:	9301      	str	r3, [sp, #4]
 8009038:	9200      	str	r2, [sp, #0]
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	4632      	mov	r2, r6
 800903e:	4629      	mov	r1, r5
 8009040:	4620      	mov	r0, r4
 8009042:	f000 fc6f 	bl	8009924 <xTaskCreate>
 8009046:	4603      	mov	r3, r0
 8009048:	2b01      	cmp	r3, #1
 800904a:	d001      	beq.n	8009050 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800904c:	2300      	movs	r3, #0
 800904e:	e000      	b.n	8009052 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009050:	68fb      	ldr	r3, [r7, #12]
}
 8009052:	4618      	mov	r0, r3
 8009054:	3714      	adds	r7, #20
 8009056:	46bd      	mov	sp, r7
 8009058:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800905a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b084      	sub	sp, #16
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <osDelay+0x16>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	e000      	b.n	8009072 <osDelay+0x18>
 8009070:	2301      	movs	r3, #1
 8009072:	4618      	mov	r0, r3
 8009074:	f000 fda6 	bl	8009bc4 <vTaskDelay>
  
  return osOK;
 8009078:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800907a:	4618      	mov	r0, r3
 800907c:	3710      	adds	r7, #16
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}

08009082 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009082:	b480      	push	{r7}
 8009084:	b083      	sub	sp, #12
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f103 0208 	add.w	r2, r3, #8
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f04f 32ff 	mov.w	r2, #4294967295
 800909a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f103 0208 	add.w	r2, r3, #8
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f103 0208 	add.w	r2, r3, #8
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80090b6:	bf00      	nop
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr

080090c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80090c2:	b480      	push	{r7}
 80090c4:	b083      	sub	sp, #12
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090dc:	b480      	push	{r7}
 80090de:	b085      	sub	sp, #20
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	689a      	ldr	r2, [r3, #8]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	1c5a      	adds	r2, r3, #1
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	601a      	str	r2, [r3, #0]
}
 8009118:	bf00      	nop
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913a:	d103      	bne.n	8009144 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	60fb      	str	r3, [r7, #12]
 8009142:	e00c      	b.n	800915e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	3308      	adds	r3, #8
 8009148:	60fb      	str	r3, [r7, #12]
 800914a:	e002      	b.n	8009152 <vListInsert+0x2e>
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	60fb      	str	r3, [r7, #12]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68ba      	ldr	r2, [r7, #8]
 800915a:	429a      	cmp	r2, r3
 800915c:	d2f6      	bcs.n	800914c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685a      	ldr	r2, [r3, #4]
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	683a      	ldr	r2, [r7, #0]
 800916c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	68fa      	ldr	r2, [r7, #12]
 8009172:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	683a      	ldr	r2, [r7, #0]
 8009178:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	1c5a      	adds	r2, r3, #1
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	601a      	str	r2, [r3, #0]
}
 800918a:	bf00      	nop
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009196:	b480      	push	{r7}
 8009198:	b085      	sub	sp, #20
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	6892      	ldr	r2, [r2, #8]
 80091ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	6852      	ldr	r2, [r2, #4]
 80091b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d103      	bne.n	80091ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	689a      	ldr	r2, [r3, #8]
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	1e5a      	subs	r2, r3, #1
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3714      	adds	r7, #20
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr
	...

080091ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10b      	bne.n	8009218 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	e7fd      	b.n	8009214 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009218:	f001 fb66 	bl	800a8e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009224:	68f9      	ldr	r1, [r7, #12]
 8009226:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009228:	fb01 f303 	mul.w	r3, r1, r3
 800922c:	441a      	add	r2, r3
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681a      	ldr	r2, [r3, #0]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009248:	3b01      	subs	r3, #1
 800924a:	68f9      	ldr	r1, [r7, #12]
 800924c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800924e:	fb01 f303 	mul.w	r3, r1, r3
 8009252:	441a      	add	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	22ff      	movs	r2, #255	@ 0xff
 800925c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	22ff      	movs	r2, #255	@ 0xff
 8009264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d114      	bne.n	8009298 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d01a      	beq.n	80092ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	3310      	adds	r3, #16
 800927a:	4618      	mov	r0, r3
 800927c:	f000 ff32 	bl	800a0e4 <xTaskRemoveFromEventList>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d012      	beq.n	80092ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009286:	4b0d      	ldr	r3, [pc, #52]	@ (80092bc <xQueueGenericReset+0xd0>)
 8009288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800928c:	601a      	str	r2, [r3, #0]
 800928e:	f3bf 8f4f 	dsb	sy
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	e009      	b.n	80092ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	3310      	adds	r3, #16
 800929c:	4618      	mov	r0, r3
 800929e:	f7ff fef0 	bl	8009082 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	3324      	adds	r3, #36	@ 0x24
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7ff feeb 	bl	8009082 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80092ac:	f001 fb4e 	bl	800a94c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80092b0:	2301      	movs	r3, #1
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3710      	adds	r7, #16
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	e000ed04 	.word	0xe000ed04

080092c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b08a      	sub	sp, #40	@ 0x28
 80092c4:	af02      	add	r7, sp, #8
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	4613      	mov	r3, r2
 80092cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10b      	bne.n	80092ec <xQueueGenericCreate+0x2c>
	__asm volatile
 80092d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d8:	f383 8811 	msr	BASEPRI, r3
 80092dc:	f3bf 8f6f 	isb	sy
 80092e0:	f3bf 8f4f 	dsb	sy
 80092e4:	613b      	str	r3, [r7, #16]
}
 80092e6:	bf00      	nop
 80092e8:	bf00      	nop
 80092ea:	e7fd      	b.n	80092e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	fb02 f303 	mul.w	r3, r2, r3
 80092f4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	3348      	adds	r3, #72	@ 0x48
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 fc16 	bl	800ab2c <pvPortMalloc>
 8009300:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d011      	beq.n	800932c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	3348      	adds	r3, #72	@ 0x48
 8009310:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	2200      	movs	r2, #0
 8009316:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800931a:	79fa      	ldrb	r2, [r7, #7]
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	4613      	mov	r3, r2
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	68b9      	ldr	r1, [r7, #8]
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f000 f805 	bl	8009336 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800932c:	69bb      	ldr	r3, [r7, #24]
	}
 800932e:	4618      	mov	r0, r3
 8009330:	3720      	adds	r7, #32
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	607a      	str	r2, [r7, #4]
 8009342:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d103      	bne.n	8009352 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	69ba      	ldr	r2, [r7, #24]
 800934e:	601a      	str	r2, [r3, #0]
 8009350:	e002      	b.n	8009358 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009358:	69bb      	ldr	r3, [r7, #24]
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009364:	2101      	movs	r1, #1
 8009366:	69b8      	ldr	r0, [r7, #24]
 8009368:	f7ff ff40 	bl	80091ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800936c:	bf00      	nop
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b090      	sub	sp, #64	@ 0x40
 8009378:	af00      	add	r7, sp, #0
 800937a:	60f8      	str	r0, [r7, #12]
 800937c:	60b9      	str	r1, [r7, #8]
 800937e:	607a      	str	r2, [r7, #4]
 8009380:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10b      	bne.n	80093a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800938c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800939e:	bf00      	nop
 80093a0:	bf00      	nop
 80093a2:	e7fd      	b.n	80093a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d103      	bne.n	80093b2 <xQueueGenericSendFromISR+0x3e>
 80093aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d101      	bne.n	80093b6 <xQueueGenericSendFromISR+0x42>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e000      	b.n	80093b8 <xQueueGenericSendFromISR+0x44>
 80093b6:	2300      	movs	r3, #0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d103      	bne.n	80093e2 <xQueueGenericSendFromISR+0x6e>
 80093da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d101      	bne.n	80093e6 <xQueueGenericSendFromISR+0x72>
 80093e2:	2301      	movs	r3, #1
 80093e4:	e000      	b.n	80093e8 <xQueueGenericSendFromISR+0x74>
 80093e6:	2300      	movs	r3, #0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10b      	bne.n	8009404 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	623b      	str	r3, [r7, #32]
}
 80093fe:	bf00      	nop
 8009400:	bf00      	nop
 8009402:	e7fd      	b.n	8009400 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009404:	f001 fb50 	bl	800aaa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009408:	f3ef 8211 	mrs	r2, BASEPRI
 800940c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009410:	f383 8811 	msr	BASEPRI, r3
 8009414:	f3bf 8f6f 	isb	sy
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	61fa      	str	r2, [r7, #28]
 800941e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009420:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009422:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009426:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800942c:	429a      	cmp	r2, r3
 800942e:	d302      	bcc.n	8009436 <xQueueGenericSendFromISR+0xc2>
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	2b02      	cmp	r3, #2
 8009434:	d12f      	bne.n	8009496 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009438:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800943c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009444:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009446:	683a      	ldr	r2, [r7, #0]
 8009448:	68b9      	ldr	r1, [r7, #8]
 800944a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800944c:	f000 f912 	bl	8009674 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009450:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009458:	d112      	bne.n	8009480 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800945a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945e:	2b00      	cmp	r3, #0
 8009460:	d016      	beq.n	8009490 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009464:	3324      	adds	r3, #36	@ 0x24
 8009466:	4618      	mov	r0, r3
 8009468:	f000 fe3c 	bl	800a0e4 <xTaskRemoveFromEventList>
 800946c:	4603      	mov	r3, r0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00e      	beq.n	8009490 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d00b      	beq.n	8009490 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	601a      	str	r2, [r3, #0]
 800947e:	e007      	b.n	8009490 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009480:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009484:	3301      	adds	r3, #1
 8009486:	b2db      	uxtb	r3, r3
 8009488:	b25a      	sxtb	r2, r3
 800948a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009490:	2301      	movs	r3, #1
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009494:	e001      	b.n	800949a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009496:	2300      	movs	r3, #0
 8009498:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800949a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800949c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80094a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3740      	adds	r7, #64	@ 0x40
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08c      	sub	sp, #48	@ 0x30
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80094bc:	2300      	movs	r3, #0
 80094be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10b      	bne.n	80094e2 <xQueueReceive+0x32>
	__asm volatile
 80094ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ce:	f383 8811 	msr	BASEPRI, r3
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	623b      	str	r3, [r7, #32]
}
 80094dc:	bf00      	nop
 80094de:	bf00      	nop
 80094e0:	e7fd      	b.n	80094de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d103      	bne.n	80094f0 <xQueueReceive+0x40>
 80094e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d101      	bne.n	80094f4 <xQueueReceive+0x44>
 80094f0:	2301      	movs	r3, #1
 80094f2:	e000      	b.n	80094f6 <xQueueReceive+0x46>
 80094f4:	2300      	movs	r3, #0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10b      	bne.n	8009512 <xQueueReceive+0x62>
	__asm volatile
 80094fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094fe:	f383 8811 	msr	BASEPRI, r3
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	61fb      	str	r3, [r7, #28]
}
 800950c:	bf00      	nop
 800950e:	bf00      	nop
 8009510:	e7fd      	b.n	800950e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009512:	f000 ffad 	bl	800a470 <xTaskGetSchedulerState>
 8009516:	4603      	mov	r3, r0
 8009518:	2b00      	cmp	r3, #0
 800951a:	d102      	bne.n	8009522 <xQueueReceive+0x72>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <xQueueReceive+0x76>
 8009522:	2301      	movs	r3, #1
 8009524:	e000      	b.n	8009528 <xQueueReceive+0x78>
 8009526:	2300      	movs	r3, #0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10b      	bne.n	8009544 <xQueueReceive+0x94>
	__asm volatile
 800952c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009530:	f383 8811 	msr	BASEPRI, r3
 8009534:	f3bf 8f6f 	isb	sy
 8009538:	f3bf 8f4f 	dsb	sy
 800953c:	61bb      	str	r3, [r7, #24]
}
 800953e:	bf00      	nop
 8009540:	bf00      	nop
 8009542:	e7fd      	b.n	8009540 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009544:	f001 f9d0 	bl	800a8e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800954e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009550:	2b00      	cmp	r3, #0
 8009552:	d01f      	beq.n	8009594 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009554:	68b9      	ldr	r1, [r7, #8]
 8009556:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009558:	f000 f8f6 	bl	8009748 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800955c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955e:	1e5a      	subs	r2, r3, #1
 8009560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009562:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009566:	691b      	ldr	r3, [r3, #16]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d00f      	beq.n	800958c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800956c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800956e:	3310      	adds	r3, #16
 8009570:	4618      	mov	r0, r3
 8009572:	f000 fdb7 	bl	800a0e4 <xTaskRemoveFromEventList>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d007      	beq.n	800958c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800957c:	4b3c      	ldr	r3, [pc, #240]	@ (8009670 <xQueueReceive+0x1c0>)
 800957e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009582:	601a      	str	r2, [r3, #0]
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800958c:	f001 f9de 	bl	800a94c <vPortExitCritical>
				return pdPASS;
 8009590:	2301      	movs	r3, #1
 8009592:	e069      	b.n	8009668 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d103      	bne.n	80095a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800959a:	f001 f9d7 	bl	800a94c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800959e:	2300      	movs	r3, #0
 80095a0:	e062      	b.n	8009668 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d106      	bne.n	80095b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095a8:	f107 0310 	add.w	r3, r7, #16
 80095ac:	4618      	mov	r0, r3
 80095ae:	f000 fdfd 	bl	800a1ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095b2:	2301      	movs	r3, #1
 80095b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095b6:	f001 f9c9 	bl	800a94c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095ba:	f000 fba3 	bl	8009d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095be:	f001 f993 	bl	800a8e8 <vPortEnterCritical>
 80095c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095c8:	b25b      	sxtb	r3, r3
 80095ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ce:	d103      	bne.n	80095d8 <xQueueReceive+0x128>
 80095d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095de:	b25b      	sxtb	r3, r3
 80095e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095e4:	d103      	bne.n	80095ee <xQueueReceive+0x13e>
 80095e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095ee:	f001 f9ad 	bl	800a94c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095f2:	1d3a      	adds	r2, r7, #4
 80095f4:	f107 0310 	add.w	r3, r7, #16
 80095f8:	4611      	mov	r1, r2
 80095fa:	4618      	mov	r0, r3
 80095fc:	f000 fdec 	bl	800a1d8 <xTaskCheckForTimeOut>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d123      	bne.n	800964e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009608:	f000 f916 	bl	8009838 <prvIsQueueEmpty>
 800960c:	4603      	mov	r3, r0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d017      	beq.n	8009642 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009614:	3324      	adds	r3, #36	@ 0x24
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	4611      	mov	r1, r2
 800961a:	4618      	mov	r0, r3
 800961c:	f000 fd3c 	bl	800a098 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009620:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009622:	f000 f8b7 	bl	8009794 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009626:	f000 fb7b 	bl	8009d20 <xTaskResumeAll>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d189      	bne.n	8009544 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009630:	4b0f      	ldr	r3, [pc, #60]	@ (8009670 <xQueueReceive+0x1c0>)
 8009632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009636:	601a      	str	r2, [r3, #0]
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	e780      	b.n	8009544 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009642:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009644:	f000 f8a6 	bl	8009794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009648:	f000 fb6a 	bl	8009d20 <xTaskResumeAll>
 800964c:	e77a      	b.n	8009544 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800964e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009650:	f000 f8a0 	bl	8009794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009654:	f000 fb64 	bl	8009d20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009658:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800965a:	f000 f8ed 	bl	8009838 <prvIsQueueEmpty>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	f43f af6f 	beq.w	8009544 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009666:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009668:	4618      	mov	r0, r3
 800966a:	3730      	adds	r7, #48	@ 0x30
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	e000ed04 	.word	0xe000ed04

08009674 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b086      	sub	sp, #24
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009680:	2300      	movs	r3, #0
 8009682:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009688:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800968e:	2b00      	cmp	r3, #0
 8009690:	d10d      	bne.n	80096ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d14d      	bne.n	8009736 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	4618      	mov	r0, r3
 80096a0:	f000 ff04 	bl	800a4ac <xTaskPriorityDisinherit>
 80096a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2200      	movs	r2, #0
 80096aa:	609a      	str	r2, [r3, #8]
 80096ac:	e043      	b.n	8009736 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d119      	bne.n	80096e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6858      	ldr	r0, [r3, #4]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096bc:	461a      	mov	r2, r3
 80096be:	68b9      	ldr	r1, [r7, #8]
 80096c0:	f001 fed1 	bl	800b466 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	685a      	ldr	r2, [r3, #4]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096cc:	441a      	add	r2, r3
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	685a      	ldr	r2, [r3, #4]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d32b      	bcc.n	8009736 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	605a      	str	r2, [r3, #4]
 80096e6:	e026      	b.n	8009736 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	68d8      	ldr	r0, [r3, #12]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f0:	461a      	mov	r2, r3
 80096f2:	68b9      	ldr	r1, [r7, #8]
 80096f4:	f001 feb7 	bl	800b466 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009700:	425b      	negs	r3, r3
 8009702:	441a      	add	r2, r3
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	68da      	ldr	r2, [r3, #12]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	429a      	cmp	r2, r3
 8009712:	d207      	bcs.n	8009724 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	689a      	ldr	r2, [r3, #8]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971c:	425b      	negs	r3, r3
 800971e:	441a      	add	r2, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b02      	cmp	r3, #2
 8009728:	d105      	bne.n	8009736 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d002      	beq.n	8009736 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	3b01      	subs	r3, #1
 8009734:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	1c5a      	adds	r2, r3, #1
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800973e:	697b      	ldr	r3, [r7, #20]
}
 8009740:	4618      	mov	r0, r3
 8009742:	3718      	adds	r7, #24
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009756:	2b00      	cmp	r3, #0
 8009758:	d018      	beq.n	800978c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68da      	ldr	r2, [r3, #12]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009762:	441a      	add	r2, r3
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	68da      	ldr	r2, [r3, #12]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	689b      	ldr	r3, [r3, #8]
 8009770:	429a      	cmp	r2, r3
 8009772:	d303      	bcc.n	800977c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	68d9      	ldr	r1, [r3, #12]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009784:	461a      	mov	r2, r3
 8009786:	6838      	ldr	r0, [r7, #0]
 8009788:	f001 fe6d 	bl	800b466 <memcpy>
	}
}
 800978c:	bf00      	nop
 800978e:	3708      	adds	r7, #8
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}

08009794 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800979c:	f001 f8a4 	bl	800a8e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097a8:	e011      	b.n	80097ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d012      	beq.n	80097d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	3324      	adds	r3, #36	@ 0x24
 80097b6:	4618      	mov	r0, r3
 80097b8:	f000 fc94 	bl	800a0e4 <xTaskRemoveFromEventList>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097c2:	f000 fd6d 	bl	800a2a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097c6:	7bfb      	ldrb	r3, [r7, #15]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	dce9      	bgt.n	80097aa <prvUnlockQueue+0x16>
 80097d6:	e000      	b.n	80097da <prvUnlockQueue+0x46>
					break;
 80097d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	22ff      	movs	r2, #255	@ 0xff
 80097de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80097e2:	f001 f8b3 	bl	800a94c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80097e6:	f001 f87f 	bl	800a8e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097f2:	e011      	b.n	8009818 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d012      	beq.n	8009822 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	3310      	adds	r3, #16
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fc6f 	bl	800a0e4 <xTaskRemoveFromEventList>
 8009806:	4603      	mov	r3, r0
 8009808:	2b00      	cmp	r3, #0
 800980a:	d001      	beq.n	8009810 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800980c:	f000 fd48 	bl	800a2a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009810:	7bbb      	ldrb	r3, [r7, #14]
 8009812:	3b01      	subs	r3, #1
 8009814:	b2db      	uxtb	r3, r3
 8009816:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009818:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800981c:	2b00      	cmp	r3, #0
 800981e:	dce9      	bgt.n	80097f4 <prvUnlockQueue+0x60>
 8009820:	e000      	b.n	8009824 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009822:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	22ff      	movs	r2, #255	@ 0xff
 8009828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800982c:	f001 f88e 	bl	800a94c <vPortExitCritical>
}
 8009830:	bf00      	nop
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009840:	f001 f852 	bl	800a8e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009848:	2b00      	cmp	r3, #0
 800984a:	d102      	bne.n	8009852 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800984c:	2301      	movs	r3, #1
 800984e:	60fb      	str	r3, [r7, #12]
 8009850:	e001      	b.n	8009856 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009852:	2300      	movs	r3, #0
 8009854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009856:	f001 f879 	bl	800a94c <vPortExitCritical>

	return xReturn;
 800985a:	68fb      	ldr	r3, [r7, #12]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3710      	adds	r7, #16
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009864:	b580      	push	{r7, lr}
 8009866:	b08e      	sub	sp, #56	@ 0x38
 8009868:	af04      	add	r7, sp, #16
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	607a      	str	r2, [r7, #4]
 8009870:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009874:	2b00      	cmp	r3, #0
 8009876:	d10b      	bne.n	8009890 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800987c:	f383 8811 	msr	BASEPRI, r3
 8009880:	f3bf 8f6f 	isb	sy
 8009884:	f3bf 8f4f 	dsb	sy
 8009888:	623b      	str	r3, [r7, #32]
}
 800988a:	bf00      	nop
 800988c:	bf00      	nop
 800988e:	e7fd      	b.n	800988c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10b      	bne.n	80098ae <xTaskCreateStatic+0x4a>
	__asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	61fb      	str	r3, [r7, #28]
}
 80098a8:	bf00      	nop
 80098aa:	bf00      	nop
 80098ac:	e7fd      	b.n	80098aa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80098ae:	23a0      	movs	r3, #160	@ 0xa0
 80098b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	2ba0      	cmp	r3, #160	@ 0xa0
 80098b6:	d00b      	beq.n	80098d0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	61bb      	str	r3, [r7, #24]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80098d0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80098d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d01e      	beq.n	8009916 <xTaskCreateStatic+0xb2>
 80098d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d01b      	beq.n	8009916 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80098de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80098e6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ea:	2202      	movs	r2, #2
 80098ec:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098f0:	2300      	movs	r3, #0
 80098f2:	9303      	str	r3, [sp, #12]
 80098f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f6:	9302      	str	r3, [sp, #8]
 80098f8:	f107 0314 	add.w	r3, r7, #20
 80098fc:	9301      	str	r3, [sp, #4]
 80098fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009900:	9300      	str	r3, [sp, #0]
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	68b9      	ldr	r1, [r7, #8]
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f000 f851 	bl	80099b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800990e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009910:	f000 f8ee 	bl	8009af0 <prvAddNewTaskToReadyList>
 8009914:	e001      	b.n	800991a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009916:	2300      	movs	r3, #0
 8009918:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800991a:	697b      	ldr	r3, [r7, #20]
	}
 800991c:	4618      	mov	r0, r3
 800991e:	3728      	adds	r7, #40	@ 0x28
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009924:	b580      	push	{r7, lr}
 8009926:	b08c      	sub	sp, #48	@ 0x30
 8009928:	af04      	add	r7, sp, #16
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	603b      	str	r3, [r7, #0]
 8009930:	4613      	mov	r3, r2
 8009932:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009934:	88fb      	ldrh	r3, [r7, #6]
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4618      	mov	r0, r3
 800993a:	f001 f8f7 	bl	800ab2c <pvPortMalloc>
 800993e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00e      	beq.n	8009964 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009946:	20a0      	movs	r0, #160	@ 0xa0
 8009948:	f001 f8f0 	bl	800ab2c <pvPortMalloc>
 800994c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d003      	beq.n	800995c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	697a      	ldr	r2, [r7, #20]
 8009958:	631a      	str	r2, [r3, #48]	@ 0x30
 800995a:	e005      	b.n	8009968 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800995c:	6978      	ldr	r0, [r7, #20]
 800995e:	f001 f9b3 	bl	800acc8 <vPortFree>
 8009962:	e001      	b.n	8009968 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009964:	2300      	movs	r3, #0
 8009966:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d017      	beq.n	800999e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	2200      	movs	r2, #0
 8009972:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009976:	88fa      	ldrh	r2, [r7, #6]
 8009978:	2300      	movs	r3, #0
 800997a:	9303      	str	r3, [sp, #12]
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	9302      	str	r3, [sp, #8]
 8009980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009982:	9301      	str	r3, [sp, #4]
 8009984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009986:	9300      	str	r3, [sp, #0]
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	68b9      	ldr	r1, [r7, #8]
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f000 f80f 	bl	80099b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009992:	69f8      	ldr	r0, [r7, #28]
 8009994:	f000 f8ac 	bl	8009af0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009998:	2301      	movs	r3, #1
 800999a:	61bb      	str	r3, [r7, #24]
 800999c:	e002      	b.n	80099a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800999e:	f04f 33ff 	mov.w	r3, #4294967295
 80099a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80099a4:	69bb      	ldr	r3, [r7, #24]
	}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3720      	adds	r7, #32
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b088      	sub	sp, #32
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	607a      	str	r2, [r7, #4]
 80099bc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80099c8:	3b01      	subs	r3, #1
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	4413      	add	r3, r2
 80099ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	f023 0307 	bic.w	r3, r3, #7
 80099d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	f003 0307 	and.w	r3, r3, #7
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00b      	beq.n	80099fa <prvInitialiseNewTask+0x4a>
	__asm volatile
 80099e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	617b      	str	r3, [r7, #20]
}
 80099f4:	bf00      	nop
 80099f6:	bf00      	nop
 80099f8:	e7fd      	b.n	80099f6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d01f      	beq.n	8009a40 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a00:	2300      	movs	r3, #0
 8009a02:	61fb      	str	r3, [r7, #28]
 8009a04:	e012      	b.n	8009a2c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a06:	68ba      	ldr	r2, [r7, #8]
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	7819      	ldrb	r1, [r3, #0]
 8009a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	4413      	add	r3, r2
 8009a14:	3334      	adds	r3, #52	@ 0x34
 8009a16:	460a      	mov	r2, r1
 8009a18:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a1a:	68ba      	ldr	r2, [r7, #8]
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	4413      	add	r3, r2
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d006      	beq.n	8009a34 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	61fb      	str	r3, [r7, #28]
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	2b0f      	cmp	r3, #15
 8009a30:	d9e9      	bls.n	8009a06 <prvInitialiseNewTask+0x56>
 8009a32:	e000      	b.n	8009a36 <prvInitialiseNewTask+0x86>
			{
				break;
 8009a34:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a38:	2200      	movs	r2, #0
 8009a3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009a3e:	e003      	b.n	8009a48 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4a:	2b06      	cmp	r3, #6
 8009a4c:	d901      	bls.n	8009a52 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a4e:	2306      	movs	r3, #6
 8009a50:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a56:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a5c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a60:	2200      	movs	r2, #0
 8009a62:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a66:	3304      	adds	r3, #4
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7ff fb2a 	bl	80090c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a70:	3318      	adds	r3, #24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7ff fb25 	bl	80090c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a7c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a80:	f1c3 0207 	rsb	r2, r3, #7
 8009a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a86:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a8c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a90:	2200      	movs	r2, #0
 8009a92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa0:	334c      	adds	r3, #76	@ 0x4c
 8009aa2:	224c      	movs	r2, #76	@ 0x4c
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f001 fc03 	bl	800b2b2 <memset>
 8009aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aae:	4a0d      	ldr	r2, [pc, #52]	@ (8009ae4 <prvInitialiseNewTask+0x134>)
 8009ab0:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab4:	4a0c      	ldr	r2, [pc, #48]	@ (8009ae8 <prvInitialiseNewTask+0x138>)
 8009ab6:	655a      	str	r2, [r3, #84]	@ 0x54
 8009ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aba:	4a0c      	ldr	r2, [pc, #48]	@ (8009aec <prvInitialiseNewTask+0x13c>)
 8009abc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009abe:	683a      	ldr	r2, [r7, #0]
 8009ac0:	68f9      	ldr	r1, [r7, #12]
 8009ac2:	69b8      	ldr	r0, [r7, #24]
 8009ac4:	f000 fde0 	bl	800a688 <pxPortInitialiseStack>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009acc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d002      	beq.n	8009ada <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ad8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ada:	bf00      	nop
 8009adc:	3720      	adds	r7, #32
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	200033b8 	.word	0x200033b8
 8009ae8:	20003420 	.word	0x20003420
 8009aec:	20003488 	.word	0x20003488

08009af0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b082      	sub	sp, #8
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009af8:	f000 fef6 	bl	800a8e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009afc:	4b2a      	ldr	r3, [pc, #168]	@ (8009ba8 <prvAddNewTaskToReadyList+0xb8>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	3301      	adds	r3, #1
 8009b02:	4a29      	ldr	r2, [pc, #164]	@ (8009ba8 <prvAddNewTaskToReadyList+0xb8>)
 8009b04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b06:	4b29      	ldr	r3, [pc, #164]	@ (8009bac <prvAddNewTaskToReadyList+0xbc>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d109      	bne.n	8009b22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b0e:	4a27      	ldr	r2, [pc, #156]	@ (8009bac <prvAddNewTaskToReadyList+0xbc>)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b14:	4b24      	ldr	r3, [pc, #144]	@ (8009ba8 <prvAddNewTaskToReadyList+0xb8>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d110      	bne.n	8009b3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b1c:	f000 fbe4 	bl	800a2e8 <prvInitialiseTaskLists>
 8009b20:	e00d      	b.n	8009b3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b22:	4b23      	ldr	r3, [pc, #140]	@ (8009bb0 <prvAddNewTaskToReadyList+0xc0>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d109      	bne.n	8009b3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b2a:	4b20      	ldr	r3, [pc, #128]	@ (8009bac <prvAddNewTaskToReadyList+0xbc>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d802      	bhi.n	8009b3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b38:	4a1c      	ldr	r2, [pc, #112]	@ (8009bac <prvAddNewTaskToReadyList+0xbc>)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8009bb4 <prvAddNewTaskToReadyList+0xc4>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3301      	adds	r3, #1
 8009b44:	4a1b      	ldr	r2, [pc, #108]	@ (8009bb4 <prvAddNewTaskToReadyList+0xc4>)
 8009b46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	409a      	lsls	r2, r3
 8009b50:	4b19      	ldr	r3, [pc, #100]	@ (8009bb8 <prvAddNewTaskToReadyList+0xc8>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	4a18      	ldr	r2, [pc, #96]	@ (8009bb8 <prvAddNewTaskToReadyList+0xc8>)
 8009b58:	6013      	str	r3, [r2, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b5e:	4613      	mov	r3, r2
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	4413      	add	r3, r2
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	4a15      	ldr	r2, [pc, #84]	@ (8009bbc <prvAddNewTaskToReadyList+0xcc>)
 8009b68:	441a      	add	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	3304      	adds	r3, #4
 8009b6e:	4619      	mov	r1, r3
 8009b70:	4610      	mov	r0, r2
 8009b72:	f7ff fab3 	bl	80090dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b76:	f000 fee9 	bl	800a94c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb0 <prvAddNewTaskToReadyList+0xc0>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d00e      	beq.n	8009ba0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b82:	4b0a      	ldr	r3, [pc, #40]	@ (8009bac <prvAddNewTaskToReadyList+0xbc>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d207      	bcs.n	8009ba0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b90:	4b0b      	ldr	r3, [pc, #44]	@ (8009bc0 <prvAddNewTaskToReadyList+0xd0>)
 8009b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b96:	601a      	str	r2, [r3, #0]
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ba0:	bf00      	nop
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	20000c54 	.word	0x20000c54
 8009bac:	20000b54 	.word	0x20000b54
 8009bb0:	20000c60 	.word	0x20000c60
 8009bb4:	20000c70 	.word	0x20000c70
 8009bb8:	20000c5c 	.word	0x20000c5c
 8009bbc:	20000b58 	.word	0x20000b58
 8009bc0:	e000ed04 	.word	0xe000ed04

08009bc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d018      	beq.n	8009c08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009bd6:	4b14      	ldr	r3, [pc, #80]	@ (8009c28 <vTaskDelay+0x64>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00b      	beq.n	8009bf6 <vTaskDelay+0x32>
	__asm volatile
 8009bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	60bb      	str	r3, [r7, #8]
}
 8009bf0:	bf00      	nop
 8009bf2:	bf00      	nop
 8009bf4:	e7fd      	b.n	8009bf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009bf6:	f000 f885 	bl	8009d04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009bfa:	2100      	movs	r1, #0
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fcdd 	bl	800a5bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c02:	f000 f88d 	bl	8009d20 <xTaskResumeAll>
 8009c06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d107      	bne.n	8009c1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009c0e:	4b07      	ldr	r3, [pc, #28]	@ (8009c2c <vTaskDelay+0x68>)
 8009c10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c14:	601a      	str	r2, [r3, #0]
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c1e:	bf00      	nop
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	20000c7c 	.word	0x20000c7c
 8009c2c:	e000ed04 	.word	0xe000ed04

08009c30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b08a      	sub	sp, #40	@ 0x28
 8009c34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009c36:	2300      	movs	r3, #0
 8009c38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009c3e:	463a      	mov	r2, r7
 8009c40:	1d39      	adds	r1, r7, #4
 8009c42:	f107 0308 	add.w	r3, r7, #8
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7f6 ff56 	bl	8000af8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c4c:	6839      	ldr	r1, [r7, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	68ba      	ldr	r2, [r7, #8]
 8009c52:	9202      	str	r2, [sp, #8]
 8009c54:	9301      	str	r3, [sp, #4]
 8009c56:	2300      	movs	r3, #0
 8009c58:	9300      	str	r3, [sp, #0]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	460a      	mov	r2, r1
 8009c5e:	4921      	ldr	r1, [pc, #132]	@ (8009ce4 <vTaskStartScheduler+0xb4>)
 8009c60:	4821      	ldr	r0, [pc, #132]	@ (8009ce8 <vTaskStartScheduler+0xb8>)
 8009c62:	f7ff fdff 	bl	8009864 <xTaskCreateStatic>
 8009c66:	4603      	mov	r3, r0
 8009c68:	4a20      	ldr	r2, [pc, #128]	@ (8009cec <vTaskStartScheduler+0xbc>)
 8009c6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009cec <vTaskStartScheduler+0xbc>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d002      	beq.n	8009c7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c74:	2301      	movs	r3, #1
 8009c76:	617b      	str	r3, [r7, #20]
 8009c78:	e001      	b.n	8009c7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d11b      	bne.n	8009cbc <vTaskStartScheduler+0x8c>
	__asm volatile
 8009c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	613b      	str	r3, [r7, #16]
}
 8009c96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c98:	4b15      	ldr	r3, [pc, #84]	@ (8009cf0 <vTaskStartScheduler+0xc0>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	334c      	adds	r3, #76	@ 0x4c
 8009c9e:	4a15      	ldr	r2, [pc, #84]	@ (8009cf4 <vTaskStartScheduler+0xc4>)
 8009ca0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ca2:	4b15      	ldr	r3, [pc, #84]	@ (8009cf8 <vTaskStartScheduler+0xc8>)
 8009ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009caa:	4b14      	ldr	r3, [pc, #80]	@ (8009cfc <vTaskStartScheduler+0xcc>)
 8009cac:	2201      	movs	r2, #1
 8009cae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009cb0:	4b13      	ldr	r3, [pc, #76]	@ (8009d00 <vTaskStartScheduler+0xd0>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009cb6:	f000 fd73 	bl	800a7a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009cba:	e00f      	b.n	8009cdc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc2:	d10b      	bne.n	8009cdc <vTaskStartScheduler+0xac>
	__asm volatile
 8009cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc8:	f383 8811 	msr	BASEPRI, r3
 8009ccc:	f3bf 8f6f 	isb	sy
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	60fb      	str	r3, [r7, #12]
}
 8009cd6:	bf00      	nop
 8009cd8:	bf00      	nop
 8009cda:	e7fd      	b.n	8009cd8 <vTaskStartScheduler+0xa8>
}
 8009cdc:	bf00      	nop
 8009cde:	3718      	adds	r7, #24
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	0800c4d4 	.word	0x0800c4d4
 8009ce8:	0800a2b9 	.word	0x0800a2b9
 8009cec:	20000c78 	.word	0x20000c78
 8009cf0:	20000b54 	.word	0x20000b54
 8009cf4:	2000001c 	.word	0x2000001c
 8009cf8:	20000c74 	.word	0x20000c74
 8009cfc:	20000c60 	.word	0x20000c60
 8009d00:	20000c58 	.word	0x20000c58

08009d04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d04:	b480      	push	{r7}
 8009d06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009d08:	4b04      	ldr	r3, [pc, #16]	@ (8009d1c <vTaskSuspendAll+0x18>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	4a03      	ldr	r2, [pc, #12]	@ (8009d1c <vTaskSuspendAll+0x18>)
 8009d10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d12:	bf00      	nop
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	20000c7c 	.word	0x20000c7c

08009d20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b084      	sub	sp, #16
 8009d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d26:	2300      	movs	r3, #0
 8009d28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d2e:	4b42      	ldr	r3, [pc, #264]	@ (8009e38 <xTaskResumeAll+0x118>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d10b      	bne.n	8009d4e <xTaskResumeAll+0x2e>
	__asm volatile
 8009d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d3a:	f383 8811 	msr	BASEPRI, r3
 8009d3e:	f3bf 8f6f 	isb	sy
 8009d42:	f3bf 8f4f 	dsb	sy
 8009d46:	603b      	str	r3, [r7, #0]
}
 8009d48:	bf00      	nop
 8009d4a:	bf00      	nop
 8009d4c:	e7fd      	b.n	8009d4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d4e:	f000 fdcb 	bl	800a8e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d52:	4b39      	ldr	r3, [pc, #228]	@ (8009e38 <xTaskResumeAll+0x118>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3b01      	subs	r3, #1
 8009d58:	4a37      	ldr	r2, [pc, #220]	@ (8009e38 <xTaskResumeAll+0x118>)
 8009d5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d5c:	4b36      	ldr	r3, [pc, #216]	@ (8009e38 <xTaskResumeAll+0x118>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d161      	bne.n	8009e28 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d64:	4b35      	ldr	r3, [pc, #212]	@ (8009e3c <xTaskResumeAll+0x11c>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d05d      	beq.n	8009e28 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d6c:	e02e      	b.n	8009dcc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d6e:	4b34      	ldr	r3, [pc, #208]	@ (8009e40 <xTaskResumeAll+0x120>)
 8009d70:	68db      	ldr	r3, [r3, #12]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	3318      	adds	r3, #24
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7ff fa0b 	bl	8009196 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3304      	adds	r3, #4
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7ff fa06 	bl	8009196 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8e:	2201      	movs	r2, #1
 8009d90:	409a      	lsls	r2, r3
 8009d92:	4b2c      	ldr	r3, [pc, #176]	@ (8009e44 <xTaskResumeAll+0x124>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	4a2a      	ldr	r2, [pc, #168]	@ (8009e44 <xTaskResumeAll+0x124>)
 8009d9a:	6013      	str	r3, [r2, #0]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009da0:	4613      	mov	r3, r2
 8009da2:	009b      	lsls	r3, r3, #2
 8009da4:	4413      	add	r3, r2
 8009da6:	009b      	lsls	r3, r3, #2
 8009da8:	4a27      	ldr	r2, [pc, #156]	@ (8009e48 <xTaskResumeAll+0x128>)
 8009daa:	441a      	add	r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	3304      	adds	r3, #4
 8009db0:	4619      	mov	r1, r3
 8009db2:	4610      	mov	r0, r2
 8009db4:	f7ff f992 	bl	80090dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dbc:	4b23      	ldr	r3, [pc, #140]	@ (8009e4c <xTaskResumeAll+0x12c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d302      	bcc.n	8009dcc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009dc6:	4b22      	ldr	r3, [pc, #136]	@ (8009e50 <xTaskResumeAll+0x130>)
 8009dc8:	2201      	movs	r2, #1
 8009dca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8009e40 <xTaskResumeAll+0x120>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d1cc      	bne.n	8009d6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d001      	beq.n	8009dde <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009dda:	f000 fb29 	bl	800a430 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009dde:	4b1d      	ldr	r3, [pc, #116]	@ (8009e54 <xTaskResumeAll+0x134>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d010      	beq.n	8009e0c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dea:	f000 f837 	bl	8009e5c <xTaskIncrementTick>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d002      	beq.n	8009dfa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009df4:	4b16      	ldr	r3, [pc, #88]	@ (8009e50 <xTaskResumeAll+0x130>)
 8009df6:	2201      	movs	r2, #1
 8009df8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	3b01      	subs	r3, #1
 8009dfe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1f1      	bne.n	8009dea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009e06:	4b13      	ldr	r3, [pc, #76]	@ (8009e54 <xTaskResumeAll+0x134>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e0c:	4b10      	ldr	r3, [pc, #64]	@ (8009e50 <xTaskResumeAll+0x130>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d009      	beq.n	8009e28 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e14:	2301      	movs	r3, #1
 8009e16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e18:	4b0f      	ldr	r3, [pc, #60]	@ (8009e58 <xTaskResumeAll+0x138>)
 8009e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e1e:	601a      	str	r2, [r3, #0]
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e28:	f000 fd90 	bl	800a94c <vPortExitCritical>

	return xAlreadyYielded;
 8009e2c:	68bb      	ldr	r3, [r7, #8]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	20000c7c 	.word	0x20000c7c
 8009e3c:	20000c54 	.word	0x20000c54
 8009e40:	20000c14 	.word	0x20000c14
 8009e44:	20000c5c 	.word	0x20000c5c
 8009e48:	20000b58 	.word	0x20000b58
 8009e4c:	20000b54 	.word	0x20000b54
 8009e50:	20000c68 	.word	0x20000c68
 8009e54:	20000c64 	.word	0x20000c64
 8009e58:	e000ed04 	.word	0xe000ed04

08009e5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b086      	sub	sp, #24
 8009e60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e62:	2300      	movs	r3, #0
 8009e64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e66:	4b4f      	ldr	r3, [pc, #316]	@ (8009fa4 <xTaskIncrementTick+0x148>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f040 808f 	bne.w	8009f8e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e70:	4b4d      	ldr	r3, [pc, #308]	@ (8009fa8 <xTaskIncrementTick+0x14c>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	3301      	adds	r3, #1
 8009e76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e78:	4a4b      	ldr	r2, [pc, #300]	@ (8009fa8 <xTaskIncrementTick+0x14c>)
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d121      	bne.n	8009ec8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e84:	4b49      	ldr	r3, [pc, #292]	@ (8009fac <xTaskIncrementTick+0x150>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d00b      	beq.n	8009ea6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e92:	f383 8811 	msr	BASEPRI, r3
 8009e96:	f3bf 8f6f 	isb	sy
 8009e9a:	f3bf 8f4f 	dsb	sy
 8009e9e:	603b      	str	r3, [r7, #0]
}
 8009ea0:	bf00      	nop
 8009ea2:	bf00      	nop
 8009ea4:	e7fd      	b.n	8009ea2 <xTaskIncrementTick+0x46>
 8009ea6:	4b41      	ldr	r3, [pc, #260]	@ (8009fac <xTaskIncrementTick+0x150>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60fb      	str	r3, [r7, #12]
 8009eac:	4b40      	ldr	r3, [pc, #256]	@ (8009fb0 <xTaskIncrementTick+0x154>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8009fac <xTaskIncrementTick+0x150>)
 8009eb2:	6013      	str	r3, [r2, #0]
 8009eb4:	4a3e      	ldr	r2, [pc, #248]	@ (8009fb0 <xTaskIncrementTick+0x154>)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	4b3e      	ldr	r3, [pc, #248]	@ (8009fb4 <xTaskIncrementTick+0x158>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	4a3c      	ldr	r2, [pc, #240]	@ (8009fb4 <xTaskIncrementTick+0x158>)
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	f000 fab4 	bl	800a430 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8009fb8 <xTaskIncrementTick+0x15c>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d348      	bcc.n	8009f64 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ed2:	4b36      	ldr	r3, [pc, #216]	@ (8009fac <xTaskIncrementTick+0x150>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d104      	bne.n	8009ee6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009edc:	4b36      	ldr	r3, [pc, #216]	@ (8009fb8 <xTaskIncrementTick+0x15c>)
 8009ede:	f04f 32ff 	mov.w	r2, #4294967295
 8009ee2:	601a      	str	r2, [r3, #0]
					break;
 8009ee4:	e03e      	b.n	8009f64 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ee6:	4b31      	ldr	r3, [pc, #196]	@ (8009fac <xTaskIncrementTick+0x150>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d203      	bcs.n	8009f06 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009efe:	4a2e      	ldr	r2, [pc, #184]	@ (8009fb8 <xTaskIncrementTick+0x15c>)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f04:	e02e      	b.n	8009f64 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	3304      	adds	r3, #4
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7ff f943 	bl	8009196 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d004      	beq.n	8009f22 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	3318      	adds	r3, #24
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7ff f93a 	bl	8009196 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f26:	2201      	movs	r2, #1
 8009f28:	409a      	lsls	r2, r3
 8009f2a:	4b24      	ldr	r3, [pc, #144]	@ (8009fbc <xTaskIncrementTick+0x160>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	4a22      	ldr	r2, [pc, #136]	@ (8009fbc <xTaskIncrementTick+0x160>)
 8009f32:	6013      	str	r3, [r2, #0]
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f38:	4613      	mov	r3, r2
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	4413      	add	r3, r2
 8009f3e:	009b      	lsls	r3, r3, #2
 8009f40:	4a1f      	ldr	r2, [pc, #124]	@ (8009fc0 <xTaskIncrementTick+0x164>)
 8009f42:	441a      	add	r2, r3
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	3304      	adds	r3, #4
 8009f48:	4619      	mov	r1, r3
 8009f4a:	4610      	mov	r0, r2
 8009f4c:	f7ff f8c6 	bl	80090dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f54:	4b1b      	ldr	r3, [pc, #108]	@ (8009fc4 <xTaskIncrementTick+0x168>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d3b9      	bcc.n	8009ed2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f62:	e7b6      	b.n	8009ed2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f64:	4b17      	ldr	r3, [pc, #92]	@ (8009fc4 <xTaskIncrementTick+0x168>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f6a:	4915      	ldr	r1, [pc, #84]	@ (8009fc0 <xTaskIncrementTick+0x164>)
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	440b      	add	r3, r1
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d901      	bls.n	8009f80 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f80:	4b11      	ldr	r3, [pc, #68]	@ (8009fc8 <xTaskIncrementTick+0x16c>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d007      	beq.n	8009f98 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	617b      	str	r3, [r7, #20]
 8009f8c:	e004      	b.n	8009f98 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8009fcc <xTaskIncrementTick+0x170>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	3301      	adds	r3, #1
 8009f94:	4a0d      	ldr	r2, [pc, #52]	@ (8009fcc <xTaskIncrementTick+0x170>)
 8009f96:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f98:	697b      	ldr	r3, [r7, #20]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3718      	adds	r7, #24
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	20000c7c 	.word	0x20000c7c
 8009fa8:	20000c58 	.word	0x20000c58
 8009fac:	20000c0c 	.word	0x20000c0c
 8009fb0:	20000c10 	.word	0x20000c10
 8009fb4:	20000c6c 	.word	0x20000c6c
 8009fb8:	20000c74 	.word	0x20000c74
 8009fbc:	20000c5c 	.word	0x20000c5c
 8009fc0:	20000b58 	.word	0x20000b58
 8009fc4:	20000b54 	.word	0x20000b54
 8009fc8:	20000c68 	.word	0x20000c68
 8009fcc:	20000c64 	.word	0x20000c64

08009fd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b087      	sub	sp, #28
 8009fd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fd6:	4b2a      	ldr	r3, [pc, #168]	@ (800a080 <vTaskSwitchContext+0xb0>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d003      	beq.n	8009fe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009fde:	4b29      	ldr	r3, [pc, #164]	@ (800a084 <vTaskSwitchContext+0xb4>)
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009fe4:	e045      	b.n	800a072 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009fe6:	4b27      	ldr	r3, [pc, #156]	@ (800a084 <vTaskSwitchContext+0xb4>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fec:	4b26      	ldr	r3, [pc, #152]	@ (800a088 <vTaskSwitchContext+0xb8>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	fab3 f383 	clz	r3, r3
 8009ff8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009ffa:	7afb      	ldrb	r3, [r7, #11]
 8009ffc:	f1c3 031f 	rsb	r3, r3, #31
 800a000:	617b      	str	r3, [r7, #20]
 800a002:	4922      	ldr	r1, [pc, #136]	@ (800a08c <vTaskSwitchContext+0xbc>)
 800a004:	697a      	ldr	r2, [r7, #20]
 800a006:	4613      	mov	r3, r2
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	4413      	add	r3, r2
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	440b      	add	r3, r1
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <vTaskSwitchContext+0x5e>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	607b      	str	r3, [r7, #4]
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <vTaskSwitchContext+0x5a>
 800a02e:	697a      	ldr	r2, [r7, #20]
 800a030:	4613      	mov	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	4413      	add	r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	4a14      	ldr	r2, [pc, #80]	@ (800a08c <vTaskSwitchContext+0xbc>)
 800a03a:	4413      	add	r3, r2
 800a03c:	613b      	str	r3, [r7, #16]
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	685a      	ldr	r2, [r3, #4]
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	605a      	str	r2, [r3, #4]
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	3308      	adds	r3, #8
 800a050:	429a      	cmp	r2, r3
 800a052:	d104      	bne.n	800a05e <vTaskSwitchContext+0x8e>
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	685a      	ldr	r2, [r3, #4]
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	605a      	str	r2, [r3, #4]
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	4a0a      	ldr	r2, [pc, #40]	@ (800a090 <vTaskSwitchContext+0xc0>)
 800a066:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a068:	4b09      	ldr	r3, [pc, #36]	@ (800a090 <vTaskSwitchContext+0xc0>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	334c      	adds	r3, #76	@ 0x4c
 800a06e:	4a09      	ldr	r2, [pc, #36]	@ (800a094 <vTaskSwitchContext+0xc4>)
 800a070:	6013      	str	r3, [r2, #0]
}
 800a072:	bf00      	nop
 800a074:	371c      	adds	r7, #28
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
 800a07e:	bf00      	nop
 800a080:	20000c7c 	.word	0x20000c7c
 800a084:	20000c68 	.word	0x20000c68
 800a088:	20000c5c 	.word	0x20000c5c
 800a08c:	20000b58 	.word	0x20000b58
 800a090:	20000b54 	.word	0x20000b54
 800a094:	2000001c 	.word	0x2000001c

0800a098 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a0a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ac:	f383 8811 	msr	BASEPRI, r3
 800a0b0:	f3bf 8f6f 	isb	sy
 800a0b4:	f3bf 8f4f 	dsb	sy
 800a0b8:	60fb      	str	r3, [r7, #12]
}
 800a0ba:	bf00      	nop
 800a0bc:	bf00      	nop
 800a0be:	e7fd      	b.n	800a0bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0c0:	4b07      	ldr	r3, [pc, #28]	@ (800a0e0 <vTaskPlaceOnEventList+0x48>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3318      	adds	r3, #24
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7ff f82b 	bl	8009124 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	6838      	ldr	r0, [r7, #0]
 800a0d2:	f000 fa73 	bl	800a5bc <prvAddCurrentTaskToDelayedList>
}
 800a0d6:	bf00      	nop
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	20000b54 	.word	0x20000b54

0800a0e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d10b      	bne.n	800a112 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a0fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fe:	f383 8811 	msr	BASEPRI, r3
 800a102:	f3bf 8f6f 	isb	sy
 800a106:	f3bf 8f4f 	dsb	sy
 800a10a:	60fb      	str	r3, [r7, #12]
}
 800a10c:	bf00      	nop
 800a10e:	bf00      	nop
 800a110:	e7fd      	b.n	800a10e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	3318      	adds	r3, #24
 800a116:	4618      	mov	r0, r3
 800a118:	f7ff f83d 	bl	8009196 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a11c:	4b1d      	ldr	r3, [pc, #116]	@ (800a194 <xTaskRemoveFromEventList+0xb0>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d11c      	bne.n	800a15e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	3304      	adds	r3, #4
 800a128:	4618      	mov	r0, r3
 800a12a:	f7ff f834 	bl	8009196 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a132:	2201      	movs	r2, #1
 800a134:	409a      	lsls	r2, r3
 800a136:	4b18      	ldr	r3, [pc, #96]	@ (800a198 <xTaskRemoveFromEventList+0xb4>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	4a16      	ldr	r2, [pc, #88]	@ (800a198 <xTaskRemoveFromEventList+0xb4>)
 800a13e:	6013      	str	r3, [r2, #0]
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a144:	4613      	mov	r3, r2
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	4413      	add	r3, r2
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	4a13      	ldr	r2, [pc, #76]	@ (800a19c <xTaskRemoveFromEventList+0xb8>)
 800a14e:	441a      	add	r2, r3
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	3304      	adds	r3, #4
 800a154:	4619      	mov	r1, r3
 800a156:	4610      	mov	r0, r2
 800a158:	f7fe ffc0 	bl	80090dc <vListInsertEnd>
 800a15c:	e005      	b.n	800a16a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	3318      	adds	r3, #24
 800a162:	4619      	mov	r1, r3
 800a164:	480e      	ldr	r0, [pc, #56]	@ (800a1a0 <xTaskRemoveFromEventList+0xbc>)
 800a166:	f7fe ffb9 	bl	80090dc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a16e:	4b0d      	ldr	r3, [pc, #52]	@ (800a1a4 <xTaskRemoveFromEventList+0xc0>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a174:	429a      	cmp	r2, r3
 800a176:	d905      	bls.n	800a184 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a178:	2301      	movs	r3, #1
 800a17a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a17c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a8 <xTaskRemoveFromEventList+0xc4>)
 800a17e:	2201      	movs	r2, #1
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	e001      	b.n	800a188 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a184:	2300      	movs	r3, #0
 800a186:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a188:	697b      	ldr	r3, [r7, #20]
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3718      	adds	r7, #24
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	20000c7c 	.word	0x20000c7c
 800a198:	20000c5c 	.word	0x20000c5c
 800a19c:	20000b58 	.word	0x20000b58
 800a1a0:	20000c14 	.word	0x20000c14
 800a1a4:	20000b54 	.word	0x20000b54
 800a1a8:	20000c68 	.word	0x20000c68

0800a1ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b083      	sub	sp, #12
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1b4:	4b06      	ldr	r3, [pc, #24]	@ (800a1d0 <vTaskInternalSetTimeOutState+0x24>)
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1bc:	4b05      	ldr	r3, [pc, #20]	@ (800a1d4 <vTaskInternalSetTimeOutState+0x28>)
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	605a      	str	r2, [r3, #4]
}
 800a1c4:	bf00      	nop
 800a1c6:	370c      	adds	r7, #12
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr
 800a1d0:	20000c6c 	.word	0x20000c6c
 800a1d4:	20000c58 	.word	0x20000c58

0800a1d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b088      	sub	sp, #32
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d10b      	bne.n	800a200 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ec:	f383 8811 	msr	BASEPRI, r3
 800a1f0:	f3bf 8f6f 	isb	sy
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	613b      	str	r3, [r7, #16]
}
 800a1fa:	bf00      	nop
 800a1fc:	bf00      	nop
 800a1fe:	e7fd      	b.n	800a1fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10b      	bne.n	800a21e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20a:	f383 8811 	msr	BASEPRI, r3
 800a20e:	f3bf 8f6f 	isb	sy
 800a212:	f3bf 8f4f 	dsb	sy
 800a216:	60fb      	str	r3, [r7, #12]
}
 800a218:	bf00      	nop
 800a21a:	bf00      	nop
 800a21c:	e7fd      	b.n	800a21a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a21e:	f000 fb63 	bl	800a8e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a222:	4b1d      	ldr	r3, [pc, #116]	@ (800a298 <xTaskCheckForTimeOut+0xc0>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	69ba      	ldr	r2, [r7, #24]
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a23a:	d102      	bne.n	800a242 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a23c:	2300      	movs	r3, #0
 800a23e:	61fb      	str	r3, [r7, #28]
 800a240:	e023      	b.n	800a28a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681a      	ldr	r2, [r3, #0]
 800a246:	4b15      	ldr	r3, [pc, #84]	@ (800a29c <xTaskCheckForTimeOut+0xc4>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d007      	beq.n	800a25e <xTaskCheckForTimeOut+0x86>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	69ba      	ldr	r2, [r7, #24]
 800a254:	429a      	cmp	r2, r3
 800a256:	d302      	bcc.n	800a25e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a258:	2301      	movs	r3, #1
 800a25a:	61fb      	str	r3, [r7, #28]
 800a25c:	e015      	b.n	800a28a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	697a      	ldr	r2, [r7, #20]
 800a264:	429a      	cmp	r2, r3
 800a266:	d20b      	bcs.n	800a280 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	1ad2      	subs	r2, r2, r3
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f7ff ff99 	bl	800a1ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a27a:	2300      	movs	r3, #0
 800a27c:	61fb      	str	r3, [r7, #28]
 800a27e:	e004      	b.n	800a28a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	2200      	movs	r2, #0
 800a284:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a286:	2301      	movs	r3, #1
 800a288:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a28a:	f000 fb5f 	bl	800a94c <vPortExitCritical>

	return xReturn;
 800a28e:	69fb      	ldr	r3, [r7, #28]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3720      	adds	r7, #32
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}
 800a298:	20000c58 	.word	0x20000c58
 800a29c:	20000c6c 	.word	0x20000c6c

0800a2a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a2a4:	4b03      	ldr	r3, [pc, #12]	@ (800a2b4 <vTaskMissedYield+0x14>)
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	601a      	str	r2, [r3, #0]
}
 800a2aa:	bf00      	nop
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	20000c68 	.word	0x20000c68

0800a2b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2c0:	f000 f852 	bl	800a368 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2c4:	4b06      	ldr	r3, [pc, #24]	@ (800a2e0 <prvIdleTask+0x28>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d9f9      	bls.n	800a2c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2cc:	4b05      	ldr	r3, [pc, #20]	@ (800a2e4 <prvIdleTask+0x2c>)
 800a2ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	f3bf 8f4f 	dsb	sy
 800a2d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2dc:	e7f0      	b.n	800a2c0 <prvIdleTask+0x8>
 800a2de:	bf00      	nop
 800a2e0:	20000b58 	.word	0x20000b58
 800a2e4:	e000ed04 	.word	0xe000ed04

0800a2e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b082      	sub	sp, #8
 800a2ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	607b      	str	r3, [r7, #4]
 800a2f2:	e00c      	b.n	800a30e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	4613      	mov	r3, r2
 800a2f8:	009b      	lsls	r3, r3, #2
 800a2fa:	4413      	add	r3, r2
 800a2fc:	009b      	lsls	r3, r3, #2
 800a2fe:	4a12      	ldr	r2, [pc, #72]	@ (800a348 <prvInitialiseTaskLists+0x60>)
 800a300:	4413      	add	r3, r2
 800a302:	4618      	mov	r0, r3
 800a304:	f7fe febd 	bl	8009082 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	3301      	adds	r3, #1
 800a30c:	607b      	str	r3, [r7, #4]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b06      	cmp	r3, #6
 800a312:	d9ef      	bls.n	800a2f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a314:	480d      	ldr	r0, [pc, #52]	@ (800a34c <prvInitialiseTaskLists+0x64>)
 800a316:	f7fe feb4 	bl	8009082 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a31a:	480d      	ldr	r0, [pc, #52]	@ (800a350 <prvInitialiseTaskLists+0x68>)
 800a31c:	f7fe feb1 	bl	8009082 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a320:	480c      	ldr	r0, [pc, #48]	@ (800a354 <prvInitialiseTaskLists+0x6c>)
 800a322:	f7fe feae 	bl	8009082 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a326:	480c      	ldr	r0, [pc, #48]	@ (800a358 <prvInitialiseTaskLists+0x70>)
 800a328:	f7fe feab 	bl	8009082 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a32c:	480b      	ldr	r0, [pc, #44]	@ (800a35c <prvInitialiseTaskLists+0x74>)
 800a32e:	f7fe fea8 	bl	8009082 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a332:	4b0b      	ldr	r3, [pc, #44]	@ (800a360 <prvInitialiseTaskLists+0x78>)
 800a334:	4a05      	ldr	r2, [pc, #20]	@ (800a34c <prvInitialiseTaskLists+0x64>)
 800a336:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a338:	4b0a      	ldr	r3, [pc, #40]	@ (800a364 <prvInitialiseTaskLists+0x7c>)
 800a33a:	4a05      	ldr	r2, [pc, #20]	@ (800a350 <prvInitialiseTaskLists+0x68>)
 800a33c:	601a      	str	r2, [r3, #0]
}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	20000b58 	.word	0x20000b58
 800a34c:	20000be4 	.word	0x20000be4
 800a350:	20000bf8 	.word	0x20000bf8
 800a354:	20000c14 	.word	0x20000c14
 800a358:	20000c28 	.word	0x20000c28
 800a35c:	20000c40 	.word	0x20000c40
 800a360:	20000c0c 	.word	0x20000c0c
 800a364:	20000c10 	.word	0x20000c10

0800a368 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a36e:	e019      	b.n	800a3a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a370:	f000 faba 	bl	800a8e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a374:	4b10      	ldr	r3, [pc, #64]	@ (800a3b8 <prvCheckTasksWaitingTermination+0x50>)
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	3304      	adds	r3, #4
 800a380:	4618      	mov	r0, r3
 800a382:	f7fe ff08 	bl	8009196 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a386:	4b0d      	ldr	r3, [pc, #52]	@ (800a3bc <prvCheckTasksWaitingTermination+0x54>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	3b01      	subs	r3, #1
 800a38c:	4a0b      	ldr	r2, [pc, #44]	@ (800a3bc <prvCheckTasksWaitingTermination+0x54>)
 800a38e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a390:	4b0b      	ldr	r3, [pc, #44]	@ (800a3c0 <prvCheckTasksWaitingTermination+0x58>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	3b01      	subs	r3, #1
 800a396:	4a0a      	ldr	r2, [pc, #40]	@ (800a3c0 <prvCheckTasksWaitingTermination+0x58>)
 800a398:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a39a:	f000 fad7 	bl	800a94c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 f810 	bl	800a3c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3a4:	4b06      	ldr	r3, [pc, #24]	@ (800a3c0 <prvCheckTasksWaitingTermination+0x58>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1e1      	bne.n	800a370 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a3ac:	bf00      	nop
 800a3ae:	bf00      	nop
 800a3b0:	3708      	adds	r7, #8
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	20000c28 	.word	0x20000c28
 800a3bc:	20000c54 	.word	0x20000c54
 800a3c0:	20000c3c 	.word	0x20000c3c

0800a3c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b084      	sub	sp, #16
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	334c      	adds	r3, #76	@ 0x4c
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f000 ff87 	bl	800b2e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d108      	bne.n	800a3f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f000 fc6f 	bl	800acc8 <vPortFree>
				vPortFree( pxTCB );
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 fc6c 	bl	800acc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a3f0:	e019      	b.n	800a426 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d103      	bne.n	800a404 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fc63 	bl	800acc8 <vPortFree>
	}
 800a402:	e010      	b.n	800a426 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a40a:	2b02      	cmp	r3, #2
 800a40c:	d00b      	beq.n	800a426 <prvDeleteTCB+0x62>
	__asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	60fb      	str	r3, [r7, #12]
}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	e7fd      	b.n	800a422 <prvDeleteTCB+0x5e>
	}
 800a426:	bf00      	nop
 800a428:	3710      	adds	r7, #16
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
	...

0800a430 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a436:	4b0c      	ldr	r3, [pc, #48]	@ (800a468 <prvResetNextTaskUnblockTime+0x38>)
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d104      	bne.n	800a44a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a440:	4b0a      	ldr	r3, [pc, #40]	@ (800a46c <prvResetNextTaskUnblockTime+0x3c>)
 800a442:	f04f 32ff 	mov.w	r2, #4294967295
 800a446:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a448:	e008      	b.n	800a45c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a44a:	4b07      	ldr	r3, [pc, #28]	@ (800a468 <prvResetNextTaskUnblockTime+0x38>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	68db      	ldr	r3, [r3, #12]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	4a04      	ldr	r2, [pc, #16]	@ (800a46c <prvResetNextTaskUnblockTime+0x3c>)
 800a45a:	6013      	str	r3, [r2, #0]
}
 800a45c:	bf00      	nop
 800a45e:	370c      	adds	r7, #12
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr
 800a468:	20000c0c 	.word	0x20000c0c
 800a46c:	20000c74 	.word	0x20000c74

0800a470 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a476:	4b0b      	ldr	r3, [pc, #44]	@ (800a4a4 <xTaskGetSchedulerState+0x34>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d102      	bne.n	800a484 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a47e:	2301      	movs	r3, #1
 800a480:	607b      	str	r3, [r7, #4]
 800a482:	e008      	b.n	800a496 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a484:	4b08      	ldr	r3, [pc, #32]	@ (800a4a8 <xTaskGetSchedulerState+0x38>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d102      	bne.n	800a492 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a48c:	2302      	movs	r3, #2
 800a48e:	607b      	str	r3, [r7, #4]
 800a490:	e001      	b.n	800a496 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a492:	2300      	movs	r3, #0
 800a494:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a496:	687b      	ldr	r3, [r7, #4]
	}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	20000c60 	.word	0x20000c60
 800a4a8:	20000c7c 	.word	0x20000c7c

0800a4ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b086      	sub	sp, #24
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d070      	beq.n	800a5a4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a4c2:	4b3b      	ldr	r3, [pc, #236]	@ (800a5b0 <xTaskPriorityDisinherit+0x104>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	693a      	ldr	r2, [r7, #16]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d00b      	beq.n	800a4e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a4cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d0:	f383 8811 	msr	BASEPRI, r3
 800a4d4:	f3bf 8f6f 	isb	sy
 800a4d8:	f3bf 8f4f 	dsb	sy
 800a4dc:	60fb      	str	r3, [r7, #12]
}
 800a4de:	bf00      	nop
 800a4e0:	bf00      	nop
 800a4e2:	e7fd      	b.n	800a4e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d10b      	bne.n	800a504 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f0:	f383 8811 	msr	BASEPRI, r3
 800a4f4:	f3bf 8f6f 	isb	sy
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	60bb      	str	r3, [r7, #8]
}
 800a4fe:	bf00      	nop
 800a500:	bf00      	nop
 800a502:	e7fd      	b.n	800a500 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a508:	1e5a      	subs	r2, r3, #1
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a516:	429a      	cmp	r2, r3
 800a518:	d044      	beq.n	800a5a4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d140      	bne.n	800a5a4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	3304      	adds	r3, #4
 800a526:	4618      	mov	r0, r3
 800a528:	f7fe fe35 	bl	8009196 <uxListRemove>
 800a52c:	4603      	mov	r3, r0
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d115      	bne.n	800a55e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a536:	491f      	ldr	r1, [pc, #124]	@ (800a5b4 <xTaskPriorityDisinherit+0x108>)
 800a538:	4613      	mov	r3, r2
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	4413      	add	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	440b      	add	r3, r1
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d10a      	bne.n	800a55e <xTaskPriorityDisinherit+0xb2>
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a54c:	2201      	movs	r2, #1
 800a54e:	fa02 f303 	lsl.w	r3, r2, r3
 800a552:	43da      	mvns	r2, r3
 800a554:	4b18      	ldr	r3, [pc, #96]	@ (800a5b8 <xTaskPriorityDisinherit+0x10c>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4013      	ands	r3, r2
 800a55a:	4a17      	ldr	r2, [pc, #92]	@ (800a5b8 <xTaskPriorityDisinherit+0x10c>)
 800a55c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a56a:	f1c3 0207 	rsb	r2, r3, #7
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a576:	2201      	movs	r2, #1
 800a578:	409a      	lsls	r2, r3
 800a57a:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b8 <xTaskPriorityDisinherit+0x10c>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4313      	orrs	r3, r2
 800a580:	4a0d      	ldr	r2, [pc, #52]	@ (800a5b8 <xTaskPriorityDisinherit+0x10c>)
 800a582:	6013      	str	r3, [r2, #0]
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a588:	4613      	mov	r3, r2
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4413      	add	r3, r2
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4a08      	ldr	r2, [pc, #32]	@ (800a5b4 <xTaskPriorityDisinherit+0x108>)
 800a592:	441a      	add	r2, r3
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	3304      	adds	r3, #4
 800a598:	4619      	mov	r1, r3
 800a59a:	4610      	mov	r0, r2
 800a59c:	f7fe fd9e 	bl	80090dc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5a4:	697b      	ldr	r3, [r7, #20]
	}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3718      	adds	r7, #24
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20000b54 	.word	0x20000b54
 800a5b4:	20000b58 	.word	0x20000b58
 800a5b8:	20000c5c 	.word	0x20000c5c

0800a5bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a5c6:	4b29      	ldr	r3, [pc, #164]	@ (800a66c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a5cc:	4b28      	ldr	r3, [pc, #160]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	3304      	adds	r3, #4
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7fe fddf 	bl	8009196 <uxListRemove>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10b      	bne.n	800a5f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a5de:	4b24      	ldr	r3, [pc, #144]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ea:	43da      	mvns	r2, r3
 800a5ec:	4b21      	ldr	r3, [pc, #132]	@ (800a674 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4013      	ands	r3, r2
 800a5f2:	4a20      	ldr	r2, [pc, #128]	@ (800a674 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a5f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fc:	d10a      	bne.n	800a614 <prvAddCurrentTaskToDelayedList+0x58>
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d007      	beq.n	800a614 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a604:	4b1a      	ldr	r3, [pc, #104]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	3304      	adds	r3, #4
 800a60a:	4619      	mov	r1, r3
 800a60c:	481a      	ldr	r0, [pc, #104]	@ (800a678 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a60e:	f7fe fd65 	bl	80090dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a612:	e026      	b.n	800a662 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	4413      	add	r3, r2
 800a61a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a61c:	4b14      	ldr	r3, [pc, #80]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68ba      	ldr	r2, [r7, #8]
 800a622:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a624:	68ba      	ldr	r2, [r7, #8]
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d209      	bcs.n	800a640 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a62c:	4b13      	ldr	r3, [pc, #76]	@ (800a67c <prvAddCurrentTaskToDelayedList+0xc0>)
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	4b0f      	ldr	r3, [pc, #60]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	3304      	adds	r3, #4
 800a636:	4619      	mov	r1, r3
 800a638:	4610      	mov	r0, r2
 800a63a:	f7fe fd73 	bl	8009124 <vListInsert>
}
 800a63e:	e010      	b.n	800a662 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a640:	4b0f      	ldr	r3, [pc, #60]	@ (800a680 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	4b0a      	ldr	r3, [pc, #40]	@ (800a670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	3304      	adds	r3, #4
 800a64a:	4619      	mov	r1, r3
 800a64c:	4610      	mov	r0, r2
 800a64e:	f7fe fd69 	bl	8009124 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a652:	4b0c      	ldr	r3, [pc, #48]	@ (800a684 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	68ba      	ldr	r2, [r7, #8]
 800a658:	429a      	cmp	r2, r3
 800a65a:	d202      	bcs.n	800a662 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a65c:	4a09      	ldr	r2, [pc, #36]	@ (800a684 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	6013      	str	r3, [r2, #0]
}
 800a662:	bf00      	nop
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	20000c58 	.word	0x20000c58
 800a670:	20000b54 	.word	0x20000b54
 800a674:	20000c5c 	.word	0x20000c5c
 800a678:	20000c40 	.word	0x20000c40
 800a67c:	20000c10 	.word	0x20000c10
 800a680:	20000c0c 	.word	0x20000c0c
 800a684:	20000c74 	.word	0x20000c74

0800a688 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	3b04      	subs	r3, #4
 800a698:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a6a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	3b04      	subs	r3, #4
 800a6a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	f023 0201 	bic.w	r2, r3, #1
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	3b04      	subs	r3, #4
 800a6b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a6b8:	4a0c      	ldr	r2, [pc, #48]	@ (800a6ec <pxPortInitialiseStack+0x64>)
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	3b14      	subs	r3, #20
 800a6c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	3b04      	subs	r3, #4
 800a6ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f06f 0202 	mvn.w	r2, #2
 800a6d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	3b20      	subs	r3, #32
 800a6dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a6de:	68fb      	ldr	r3, [r7, #12]
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3714      	adds	r7, #20
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr
 800a6ec:	0800a6f1 	.word	0x0800a6f1

0800a6f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a6fa:	4b13      	ldr	r3, [pc, #76]	@ (800a748 <prvTaskExitError+0x58>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a702:	d00b      	beq.n	800a71c <prvTaskExitError+0x2c>
	__asm volatile
 800a704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a708:	f383 8811 	msr	BASEPRI, r3
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	f3bf 8f4f 	dsb	sy
 800a714:	60fb      	str	r3, [r7, #12]
}
 800a716:	bf00      	nop
 800a718:	bf00      	nop
 800a71a:	e7fd      	b.n	800a718 <prvTaskExitError+0x28>
	__asm volatile
 800a71c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a720:	f383 8811 	msr	BASEPRI, r3
 800a724:	f3bf 8f6f 	isb	sy
 800a728:	f3bf 8f4f 	dsb	sy
 800a72c:	60bb      	str	r3, [r7, #8]
}
 800a72e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a730:	bf00      	nop
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d0fc      	beq.n	800a732 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a738:	bf00      	nop
 800a73a:	bf00      	nop
 800a73c:	3714      	adds	r7, #20
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	2000000c 	.word	0x2000000c
 800a74c:	00000000 	.word	0x00000000

0800a750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a750:	4b07      	ldr	r3, [pc, #28]	@ (800a770 <pxCurrentTCBConst2>)
 800a752:	6819      	ldr	r1, [r3, #0]
 800a754:	6808      	ldr	r0, [r1, #0]
 800a756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75a:	f380 8809 	msr	PSP, r0
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f04f 0000 	mov.w	r0, #0
 800a766:	f380 8811 	msr	BASEPRI, r0
 800a76a:	4770      	bx	lr
 800a76c:	f3af 8000 	nop.w

0800a770 <pxCurrentTCBConst2>:
 800a770:	20000b54 	.word	0x20000b54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a774:	bf00      	nop
 800a776:	bf00      	nop

0800a778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a778:	4808      	ldr	r0, [pc, #32]	@ (800a79c <prvPortStartFirstTask+0x24>)
 800a77a:	6800      	ldr	r0, [r0, #0]
 800a77c:	6800      	ldr	r0, [r0, #0]
 800a77e:	f380 8808 	msr	MSP, r0
 800a782:	f04f 0000 	mov.w	r0, #0
 800a786:	f380 8814 	msr	CONTROL, r0
 800a78a:	b662      	cpsie	i
 800a78c:	b661      	cpsie	f
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	f3bf 8f6f 	isb	sy
 800a796:	df00      	svc	0
 800a798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a79a:	bf00      	nop
 800a79c:	e000ed08 	.word	0xe000ed08

0800a7a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b086      	sub	sp, #24
 800a7a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a7a6:	4b47      	ldr	r3, [pc, #284]	@ (800a8c4 <xPortStartScheduler+0x124>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a47      	ldr	r2, [pc, #284]	@ (800a8c8 <xPortStartScheduler+0x128>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d10b      	bne.n	800a7c8 <xPortStartScheduler+0x28>
	__asm volatile
 800a7b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7b4:	f383 8811 	msr	BASEPRI, r3
 800a7b8:	f3bf 8f6f 	isb	sy
 800a7bc:	f3bf 8f4f 	dsb	sy
 800a7c0:	60fb      	str	r3, [r7, #12]
}
 800a7c2:	bf00      	nop
 800a7c4:	bf00      	nop
 800a7c6:	e7fd      	b.n	800a7c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a7c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a8c4 <xPortStartScheduler+0x124>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a3f      	ldr	r2, [pc, #252]	@ (800a8cc <xPortStartScheduler+0x12c>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d10b      	bne.n	800a7ea <xPortStartScheduler+0x4a>
	__asm volatile
 800a7d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d6:	f383 8811 	msr	BASEPRI, r3
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	613b      	str	r3, [r7, #16]
}
 800a7e4:	bf00      	nop
 800a7e6:	bf00      	nop
 800a7e8:	e7fd      	b.n	800a7e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a7ea:	4b39      	ldr	r3, [pc, #228]	@ (800a8d0 <xPortStartScheduler+0x130>)
 800a7ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	b2db      	uxtb	r3, r3
 800a7f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	22ff      	movs	r2, #255	@ 0xff
 800a7fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	781b      	ldrb	r3, [r3, #0]
 800a800:	b2db      	uxtb	r3, r3
 800a802:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a804:	78fb      	ldrb	r3, [r7, #3]
 800a806:	b2db      	uxtb	r3, r3
 800a808:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a80c:	b2da      	uxtb	r2, r3
 800a80e:	4b31      	ldr	r3, [pc, #196]	@ (800a8d4 <xPortStartScheduler+0x134>)
 800a810:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a812:	4b31      	ldr	r3, [pc, #196]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a814:	2207      	movs	r2, #7
 800a816:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a818:	e009      	b.n	800a82e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a81a:	4b2f      	ldr	r3, [pc, #188]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	3b01      	subs	r3, #1
 800a820:	4a2d      	ldr	r2, [pc, #180]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a822:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a824:	78fb      	ldrb	r3, [r7, #3]
 800a826:	b2db      	uxtb	r3, r3
 800a828:	005b      	lsls	r3, r3, #1
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	b2db      	uxtb	r3, r3
 800a832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a836:	2b80      	cmp	r3, #128	@ 0x80
 800a838:	d0ef      	beq.n	800a81a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a83a:	4b27      	ldr	r3, [pc, #156]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f1c3 0307 	rsb	r3, r3, #7
 800a842:	2b04      	cmp	r3, #4
 800a844:	d00b      	beq.n	800a85e <xPortStartScheduler+0xbe>
	__asm volatile
 800a846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a84a:	f383 8811 	msr	BASEPRI, r3
 800a84e:	f3bf 8f6f 	isb	sy
 800a852:	f3bf 8f4f 	dsb	sy
 800a856:	60bb      	str	r3, [r7, #8]
}
 800a858:	bf00      	nop
 800a85a:	bf00      	nop
 800a85c:	e7fd      	b.n	800a85a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a85e:	4b1e      	ldr	r3, [pc, #120]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	021b      	lsls	r3, r3, #8
 800a864:	4a1c      	ldr	r2, [pc, #112]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a866:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a868:	4b1b      	ldr	r3, [pc, #108]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a870:	4a19      	ldr	r2, [pc, #100]	@ (800a8d8 <xPortStartScheduler+0x138>)
 800a872:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	b2da      	uxtb	r2, r3
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a87c:	4b17      	ldr	r3, [pc, #92]	@ (800a8dc <xPortStartScheduler+0x13c>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a16      	ldr	r2, [pc, #88]	@ (800a8dc <xPortStartScheduler+0x13c>)
 800a882:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a886:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a888:	4b14      	ldr	r3, [pc, #80]	@ (800a8dc <xPortStartScheduler+0x13c>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a13      	ldr	r2, [pc, #76]	@ (800a8dc <xPortStartScheduler+0x13c>)
 800a88e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a892:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a894:	f000 f8da 	bl	800aa4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a898:	4b11      	ldr	r3, [pc, #68]	@ (800a8e0 <xPortStartScheduler+0x140>)
 800a89a:	2200      	movs	r2, #0
 800a89c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a89e:	f000 f8f9 	bl	800aa94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a8a2:	4b10      	ldr	r3, [pc, #64]	@ (800a8e4 <xPortStartScheduler+0x144>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	4a0f      	ldr	r2, [pc, #60]	@ (800a8e4 <xPortStartScheduler+0x144>)
 800a8a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a8ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a8ae:	f7ff ff63 	bl	800a778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a8b2:	f7ff fb8d 	bl	8009fd0 <vTaskSwitchContext>
	prvTaskExitError();
 800a8b6:	f7ff ff1b 	bl	800a6f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3718      	adds	r7, #24
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	e000ed00 	.word	0xe000ed00
 800a8c8:	410fc271 	.word	0x410fc271
 800a8cc:	410fc270 	.word	0x410fc270
 800a8d0:	e000e400 	.word	0xe000e400
 800a8d4:	20000c80 	.word	0x20000c80
 800a8d8:	20000c84 	.word	0x20000c84
 800a8dc:	e000ed20 	.word	0xe000ed20
 800a8e0:	2000000c 	.word	0x2000000c
 800a8e4:	e000ef34 	.word	0xe000ef34

0800a8e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f2:	f383 8811 	msr	BASEPRI, r3
 800a8f6:	f3bf 8f6f 	isb	sy
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	607b      	str	r3, [r7, #4]
}
 800a900:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a902:	4b10      	ldr	r3, [pc, #64]	@ (800a944 <vPortEnterCritical+0x5c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	3301      	adds	r3, #1
 800a908:	4a0e      	ldr	r2, [pc, #56]	@ (800a944 <vPortEnterCritical+0x5c>)
 800a90a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a90c:	4b0d      	ldr	r3, [pc, #52]	@ (800a944 <vPortEnterCritical+0x5c>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2b01      	cmp	r3, #1
 800a912:	d110      	bne.n	800a936 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a914:	4b0c      	ldr	r3, [pc, #48]	@ (800a948 <vPortEnterCritical+0x60>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d00b      	beq.n	800a936 <vPortEnterCritical+0x4e>
	__asm volatile
 800a91e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a922:	f383 8811 	msr	BASEPRI, r3
 800a926:	f3bf 8f6f 	isb	sy
 800a92a:	f3bf 8f4f 	dsb	sy
 800a92e:	603b      	str	r3, [r7, #0]
}
 800a930:	bf00      	nop
 800a932:	bf00      	nop
 800a934:	e7fd      	b.n	800a932 <vPortEnterCritical+0x4a>
	}
}
 800a936:	bf00      	nop
 800a938:	370c      	adds	r7, #12
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	2000000c 	.word	0x2000000c
 800a948:	e000ed04 	.word	0xe000ed04

0800a94c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a94c:	b480      	push	{r7}
 800a94e:	b083      	sub	sp, #12
 800a950:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a952:	4b12      	ldr	r3, [pc, #72]	@ (800a99c <vPortExitCritical+0x50>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10b      	bne.n	800a972 <vPortExitCritical+0x26>
	__asm volatile
 800a95a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	607b      	str	r3, [r7, #4]
}
 800a96c:	bf00      	nop
 800a96e:	bf00      	nop
 800a970:	e7fd      	b.n	800a96e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a972:	4b0a      	ldr	r3, [pc, #40]	@ (800a99c <vPortExitCritical+0x50>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	3b01      	subs	r3, #1
 800a978:	4a08      	ldr	r2, [pc, #32]	@ (800a99c <vPortExitCritical+0x50>)
 800a97a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a97c:	4b07      	ldr	r3, [pc, #28]	@ (800a99c <vPortExitCritical+0x50>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d105      	bne.n	800a990 <vPortExitCritical+0x44>
 800a984:	2300      	movs	r3, #0
 800a986:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	f383 8811 	msr	BASEPRI, r3
}
 800a98e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a990:	bf00      	nop
 800a992:	370c      	adds	r7, #12
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr
 800a99c:	2000000c 	.word	0x2000000c

0800a9a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a9a0:	f3ef 8009 	mrs	r0, PSP
 800a9a4:	f3bf 8f6f 	isb	sy
 800a9a8:	4b15      	ldr	r3, [pc, #84]	@ (800aa00 <pxCurrentTCBConst>)
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	f01e 0f10 	tst.w	lr, #16
 800a9b0:	bf08      	it	eq
 800a9b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a9b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ba:	6010      	str	r0, [r2, #0]
 800a9bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a9c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a9c4:	f380 8811 	msr	BASEPRI, r0
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	f3bf 8f6f 	isb	sy
 800a9d0:	f7ff fafe 	bl	8009fd0 <vTaskSwitchContext>
 800a9d4:	f04f 0000 	mov.w	r0, #0
 800a9d8:	f380 8811 	msr	BASEPRI, r0
 800a9dc:	bc09      	pop	{r0, r3}
 800a9de:	6819      	ldr	r1, [r3, #0]
 800a9e0:	6808      	ldr	r0, [r1, #0]
 800a9e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e6:	f01e 0f10 	tst.w	lr, #16
 800a9ea:	bf08      	it	eq
 800a9ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a9f0:	f380 8809 	msr	PSP, r0
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	f3af 8000 	nop.w

0800aa00 <pxCurrentTCBConst>:
 800aa00:	20000b54 	.word	0x20000b54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop

0800aa08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b082      	sub	sp, #8
 800aa0c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa12:	f383 8811 	msr	BASEPRI, r3
 800aa16:	f3bf 8f6f 	isb	sy
 800aa1a:	f3bf 8f4f 	dsb	sy
 800aa1e:	607b      	str	r3, [r7, #4]
}
 800aa20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aa22:	f7ff fa1b 	bl	8009e5c <xTaskIncrementTick>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d003      	beq.n	800aa34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aa2c:	4b06      	ldr	r3, [pc, #24]	@ (800aa48 <SysTick_Handler+0x40>)
 800aa2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa32:	601a      	str	r2, [r3, #0]
 800aa34:	2300      	movs	r3, #0
 800aa36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	f383 8811 	msr	BASEPRI, r3
}
 800aa3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa40:	bf00      	nop
 800aa42:	3708      	adds	r7, #8
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	e000ed04 	.word	0xe000ed04

0800aa4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa50:	4b0b      	ldr	r3, [pc, #44]	@ (800aa80 <vPortSetupTimerInterrupt+0x34>)
 800aa52:	2200      	movs	r2, #0
 800aa54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa56:	4b0b      	ldr	r3, [pc, #44]	@ (800aa84 <vPortSetupTimerInterrupt+0x38>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa5c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa88 <vPortSetupTimerInterrupt+0x3c>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	4a0a      	ldr	r2, [pc, #40]	@ (800aa8c <vPortSetupTimerInterrupt+0x40>)
 800aa62:	fba2 2303 	umull	r2, r3, r2, r3
 800aa66:	099b      	lsrs	r3, r3, #6
 800aa68:	4a09      	ldr	r2, [pc, #36]	@ (800aa90 <vPortSetupTimerInterrupt+0x44>)
 800aa6a:	3b01      	subs	r3, #1
 800aa6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa6e:	4b04      	ldr	r3, [pc, #16]	@ (800aa80 <vPortSetupTimerInterrupt+0x34>)
 800aa70:	2207      	movs	r2, #7
 800aa72:	601a      	str	r2, [r3, #0]
}
 800aa74:	bf00      	nop
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr
 800aa7e:	bf00      	nop
 800aa80:	e000e010 	.word	0xe000e010
 800aa84:	e000e018 	.word	0xe000e018
 800aa88:	20000000 	.word	0x20000000
 800aa8c:	10624dd3 	.word	0x10624dd3
 800aa90:	e000e014 	.word	0xe000e014

0800aa94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aaa4 <vPortEnableVFP+0x10>
 800aa98:	6801      	ldr	r1, [r0, #0]
 800aa9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aa9e:	6001      	str	r1, [r0, #0]
 800aaa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aaa2:	bf00      	nop
 800aaa4:	e000ed88 	.word	0xe000ed88

0800aaa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aaae:	f3ef 8305 	mrs	r3, IPSR
 800aab2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2b0f      	cmp	r3, #15
 800aab8:	d915      	bls.n	800aae6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aaba:	4a18      	ldr	r2, [pc, #96]	@ (800ab1c <vPortValidateInterruptPriority+0x74>)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	4413      	add	r3, r2
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aac4:	4b16      	ldr	r3, [pc, #88]	@ (800ab20 <vPortValidateInterruptPriority+0x78>)
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	7afa      	ldrb	r2, [r7, #11]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d20b      	bcs.n	800aae6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad2:	f383 8811 	msr	BASEPRI, r3
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	607b      	str	r3, [r7, #4]
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	e7fd      	b.n	800aae2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aae6:	4b0f      	ldr	r3, [pc, #60]	@ (800ab24 <vPortValidateInterruptPriority+0x7c>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aaee:	4b0e      	ldr	r3, [pc, #56]	@ (800ab28 <vPortValidateInterruptPriority+0x80>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d90b      	bls.n	800ab0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aaf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aafa:	f383 8811 	msr	BASEPRI, r3
 800aafe:	f3bf 8f6f 	isb	sy
 800ab02:	f3bf 8f4f 	dsb	sy
 800ab06:	603b      	str	r3, [r7, #0]
}
 800ab08:	bf00      	nop
 800ab0a:	bf00      	nop
 800ab0c:	e7fd      	b.n	800ab0a <vPortValidateInterruptPriority+0x62>
	}
 800ab0e:	bf00      	nop
 800ab10:	3714      	adds	r7, #20
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	e000e3f0 	.word	0xe000e3f0
 800ab20:	20000c80 	.word	0x20000c80
 800ab24:	e000ed0c 	.word	0xe000ed0c
 800ab28:	20000c84 	.word	0x20000c84

0800ab2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b08a      	sub	sp, #40	@ 0x28
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ab34:	2300      	movs	r3, #0
 800ab36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ab38:	f7ff f8e4 	bl	8009d04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ab3c:	4b5c      	ldr	r3, [pc, #368]	@ (800acb0 <pvPortMalloc+0x184>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d101      	bne.n	800ab48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab44:	f000 f924 	bl	800ad90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab48:	4b5a      	ldr	r3, [pc, #360]	@ (800acb4 <pvPortMalloc+0x188>)
 800ab4a:	681a      	ldr	r2, [r3, #0]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	4013      	ands	r3, r2
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	f040 8095 	bne.w	800ac80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d01e      	beq.n	800ab9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ab5c:	2208      	movs	r2, #8
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	4413      	add	r3, r2
 800ab62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f003 0307 	and.w	r3, r3, #7
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d015      	beq.n	800ab9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f023 0307 	bic.w	r3, r3, #7
 800ab74:	3308      	adds	r3, #8
 800ab76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f003 0307 	and.w	r3, r3, #7
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d00b      	beq.n	800ab9a <pvPortMalloc+0x6e>
	__asm volatile
 800ab82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab86:	f383 8811 	msr	BASEPRI, r3
 800ab8a:	f3bf 8f6f 	isb	sy
 800ab8e:	f3bf 8f4f 	dsb	sy
 800ab92:	617b      	str	r3, [r7, #20]
}
 800ab94:	bf00      	nop
 800ab96:	bf00      	nop
 800ab98:	e7fd      	b.n	800ab96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d06f      	beq.n	800ac80 <pvPortMalloc+0x154>
 800aba0:	4b45      	ldr	r3, [pc, #276]	@ (800acb8 <pvPortMalloc+0x18c>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d86a      	bhi.n	800ac80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800abaa:	4b44      	ldr	r3, [pc, #272]	@ (800acbc <pvPortMalloc+0x190>)
 800abac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800abae:	4b43      	ldr	r3, [pc, #268]	@ (800acbc <pvPortMalloc+0x190>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800abb4:	e004      	b.n	800abc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800abb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800abba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800abc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d903      	bls.n	800abd2 <pvPortMalloc+0xa6>
 800abca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d1f1      	bne.n	800abb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800abd2:	4b37      	ldr	r3, [pc, #220]	@ (800acb0 <pvPortMalloc+0x184>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abd8:	429a      	cmp	r2, r3
 800abda:	d051      	beq.n	800ac80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800abdc:	6a3b      	ldr	r3, [r7, #32]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2208      	movs	r2, #8
 800abe2:	4413      	add	r3, r2
 800abe4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800abe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe8:	681a      	ldr	r2, [r3, #0]
 800abea:	6a3b      	ldr	r3, [r7, #32]
 800abec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf0:	685a      	ldr	r2, [r3, #4]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	1ad2      	subs	r2, r2, r3
 800abf6:	2308      	movs	r3, #8
 800abf8:	005b      	lsls	r3, r3, #1
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d920      	bls.n	800ac40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800abfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	4413      	add	r3, r2
 800ac04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	f003 0307 	and.w	r3, r3, #7
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00b      	beq.n	800ac28 <pvPortMalloc+0xfc>
	__asm volatile
 800ac10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac14:	f383 8811 	msr	BASEPRI, r3
 800ac18:	f3bf 8f6f 	isb	sy
 800ac1c:	f3bf 8f4f 	dsb	sy
 800ac20:	613b      	str	r3, [r7, #16]
}
 800ac22:	bf00      	nop
 800ac24:	bf00      	nop
 800ac26:	e7fd      	b.n	800ac24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ac28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac2a:	685a      	ldr	r2, [r3, #4]
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	1ad2      	subs	r2, r2, r3
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ac34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ac3a:	69b8      	ldr	r0, [r7, #24]
 800ac3c:	f000 f90a 	bl	800ae54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac40:	4b1d      	ldr	r3, [pc, #116]	@ (800acb8 <pvPortMalloc+0x18c>)
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	4a1b      	ldr	r2, [pc, #108]	@ (800acb8 <pvPortMalloc+0x18c>)
 800ac4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac4e:	4b1a      	ldr	r3, [pc, #104]	@ (800acb8 <pvPortMalloc+0x18c>)
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	4b1b      	ldr	r3, [pc, #108]	@ (800acc0 <pvPortMalloc+0x194>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d203      	bcs.n	800ac62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac5a:	4b17      	ldr	r3, [pc, #92]	@ (800acb8 <pvPortMalloc+0x18c>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	4a18      	ldr	r2, [pc, #96]	@ (800acc0 <pvPortMalloc+0x194>)
 800ac60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac64:	685a      	ldr	r2, [r3, #4]
 800ac66:	4b13      	ldr	r3, [pc, #76]	@ (800acb4 <pvPortMalloc+0x188>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	431a      	orrs	r2, r3
 800ac6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ac76:	4b13      	ldr	r3, [pc, #76]	@ (800acc4 <pvPortMalloc+0x198>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	4a11      	ldr	r2, [pc, #68]	@ (800acc4 <pvPortMalloc+0x198>)
 800ac7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac80:	f7ff f84e 	bl	8009d20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	f003 0307 	and.w	r3, r3, #7
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00b      	beq.n	800aca6 <pvPortMalloc+0x17a>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	60fb      	str	r3, [r7, #12]
}
 800aca0:	bf00      	nop
 800aca2:	bf00      	nop
 800aca4:	e7fd      	b.n	800aca2 <pvPortMalloc+0x176>
	return pvReturn;
 800aca6:	69fb      	ldr	r3, [r7, #28]
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3728      	adds	r7, #40	@ 0x28
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}
 800acb0:	200033a0 	.word	0x200033a0
 800acb4:	200033b4 	.word	0x200033b4
 800acb8:	200033a4 	.word	0x200033a4
 800acbc:	20003398 	.word	0x20003398
 800acc0:	200033a8 	.word	0x200033a8
 800acc4:	200033ac 	.word	0x200033ac

0800acc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b086      	sub	sp, #24
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d04f      	beq.n	800ad7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800acda:	2308      	movs	r3, #8
 800acdc:	425b      	negs	r3, r3
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	4413      	add	r3, r2
 800ace2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	4b25      	ldr	r3, [pc, #148]	@ (800ad84 <vPortFree+0xbc>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4013      	ands	r3, r2
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d10b      	bne.n	800ad0e <vPortFree+0x46>
	__asm volatile
 800acf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acfa:	f383 8811 	msr	BASEPRI, r3
 800acfe:	f3bf 8f6f 	isb	sy
 800ad02:	f3bf 8f4f 	dsb	sy
 800ad06:	60fb      	str	r3, [r7, #12]
}
 800ad08:	bf00      	nop
 800ad0a:	bf00      	nop
 800ad0c:	e7fd      	b.n	800ad0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d00b      	beq.n	800ad2e <vPortFree+0x66>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	60bb      	str	r3, [r7, #8]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	685a      	ldr	r2, [r3, #4]
 800ad32:	4b14      	ldr	r3, [pc, #80]	@ (800ad84 <vPortFree+0xbc>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4013      	ands	r3, r2
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d01e      	beq.n	800ad7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d11a      	bne.n	800ad7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	685a      	ldr	r2, [r3, #4]
 800ad48:	4b0e      	ldr	r3, [pc, #56]	@ (800ad84 <vPortFree+0xbc>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	43db      	mvns	r3, r3
 800ad4e:	401a      	ands	r2, r3
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ad54:	f7fe ffd6 	bl	8009d04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	685a      	ldr	r2, [r3, #4]
 800ad5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad88 <vPortFree+0xc0>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4413      	add	r3, r2
 800ad62:	4a09      	ldr	r2, [pc, #36]	@ (800ad88 <vPortFree+0xc0>)
 800ad64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ad66:	6938      	ldr	r0, [r7, #16]
 800ad68:	f000 f874 	bl	800ae54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ad6c:	4b07      	ldr	r3, [pc, #28]	@ (800ad8c <vPortFree+0xc4>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	3301      	adds	r3, #1
 800ad72:	4a06      	ldr	r2, [pc, #24]	@ (800ad8c <vPortFree+0xc4>)
 800ad74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ad76:	f7fe ffd3 	bl	8009d20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ad7a:	bf00      	nop
 800ad7c:	3718      	adds	r7, #24
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	200033b4 	.word	0x200033b4
 800ad88:	200033a4 	.word	0x200033a4
 800ad8c:	200033b0 	.word	0x200033b0

0800ad90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad96:	f242 7310 	movw	r3, #10000	@ 0x2710
 800ad9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad9c:	4b27      	ldr	r3, [pc, #156]	@ (800ae3c <prvHeapInit+0xac>)
 800ad9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f003 0307 	and.w	r3, r3, #7
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d00c      	beq.n	800adc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	3307      	adds	r3, #7
 800adae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f023 0307 	bic.w	r3, r3, #7
 800adb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	1ad3      	subs	r3, r2, r3
 800adbe:	4a1f      	ldr	r2, [pc, #124]	@ (800ae3c <prvHeapInit+0xac>)
 800adc0:	4413      	add	r3, r2
 800adc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800adc8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae40 <prvHeapInit+0xb0>)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800adce:	4b1c      	ldr	r3, [pc, #112]	@ (800ae40 <prvHeapInit+0xb0>)
 800add0:	2200      	movs	r2, #0
 800add2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	4413      	add	r3, r2
 800adda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800addc:	2208      	movs	r2, #8
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	1a9b      	subs	r3, r3, r2
 800ade2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f023 0307 	bic.w	r3, r3, #7
 800adea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	4a15      	ldr	r2, [pc, #84]	@ (800ae44 <prvHeapInit+0xb4>)
 800adf0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800adf2:	4b14      	ldr	r3, [pc, #80]	@ (800ae44 <prvHeapInit+0xb4>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2200      	movs	r2, #0
 800adf8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800adfa:	4b12      	ldr	r3, [pc, #72]	@ (800ae44 <prvHeapInit+0xb4>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	2200      	movs	r2, #0
 800ae00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	1ad2      	subs	r2, r2, r3
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ae10:	4b0c      	ldr	r3, [pc, #48]	@ (800ae44 <prvHeapInit+0xb4>)
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	4a0a      	ldr	r2, [pc, #40]	@ (800ae48 <prvHeapInit+0xb8>)
 800ae1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	4a09      	ldr	r2, [pc, #36]	@ (800ae4c <prvHeapInit+0xbc>)
 800ae26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ae28:	4b09      	ldr	r3, [pc, #36]	@ (800ae50 <prvHeapInit+0xc0>)
 800ae2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ae2e:	601a      	str	r2, [r3, #0]
}
 800ae30:	bf00      	nop
 800ae32:	3714      	adds	r7, #20
 800ae34:	46bd      	mov	sp, r7
 800ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3a:	4770      	bx	lr
 800ae3c:	20000c88 	.word	0x20000c88
 800ae40:	20003398 	.word	0x20003398
 800ae44:	200033a0 	.word	0x200033a0
 800ae48:	200033a8 	.word	0x200033a8
 800ae4c:	200033a4 	.word	0x200033a4
 800ae50:	200033b4 	.word	0x200033b4

0800ae54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae54:	b480      	push	{r7}
 800ae56:	b085      	sub	sp, #20
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae5c:	4b28      	ldr	r3, [pc, #160]	@ (800af00 <prvInsertBlockIntoFreeList+0xac>)
 800ae5e:	60fb      	str	r3, [r7, #12]
 800ae60:	e002      	b.n	800ae68 <prvInsertBlockIntoFreeList+0x14>
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	60fb      	str	r3, [r7, #12]
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d8f7      	bhi.n	800ae62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	68ba      	ldr	r2, [r7, #8]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d108      	bne.n	800ae96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	441a      	add	r2, r3
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	441a      	add	r2, r3
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d118      	bne.n	800aedc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681a      	ldr	r2, [r3, #0]
 800aeae:	4b15      	ldr	r3, [pc, #84]	@ (800af04 <prvInsertBlockIntoFreeList+0xb0>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d00d      	beq.n	800aed2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	685a      	ldr	r2, [r3, #4]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	441a      	add	r2, r3
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	601a      	str	r2, [r3, #0]
 800aed0:	e008      	b.n	800aee4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aed2:	4b0c      	ldr	r3, [pc, #48]	@ (800af04 <prvInsertBlockIntoFreeList+0xb0>)
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	601a      	str	r2, [r3, #0]
 800aeda:	e003      	b.n	800aee4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d002      	beq.n	800aef2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aef2:	bf00      	nop
 800aef4:	3714      	adds	r7, #20
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr
 800aefe:	bf00      	nop
 800af00:	20003398 	.word	0x20003398
 800af04:	200033a0 	.word	0x200033a0

0800af08 <atoi>:
 800af08:	220a      	movs	r2, #10
 800af0a:	2100      	movs	r1, #0
 800af0c:	f000 b87a 	b.w	800b004 <strtol>

0800af10 <_strtol_l.isra.0>:
 800af10:	2b24      	cmp	r3, #36	@ 0x24
 800af12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af16:	4686      	mov	lr, r0
 800af18:	4690      	mov	r8, r2
 800af1a:	d801      	bhi.n	800af20 <_strtol_l.isra.0+0x10>
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d106      	bne.n	800af2e <_strtol_l.isra.0+0x1e>
 800af20:	f000 fa74 	bl	800b40c <__errno>
 800af24:	2316      	movs	r3, #22
 800af26:	6003      	str	r3, [r0, #0]
 800af28:	2000      	movs	r0, #0
 800af2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af2e:	4834      	ldr	r0, [pc, #208]	@ (800b000 <_strtol_l.isra.0+0xf0>)
 800af30:	460d      	mov	r5, r1
 800af32:	462a      	mov	r2, r5
 800af34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af38:	5d06      	ldrb	r6, [r0, r4]
 800af3a:	f016 0608 	ands.w	r6, r6, #8
 800af3e:	d1f8      	bne.n	800af32 <_strtol_l.isra.0+0x22>
 800af40:	2c2d      	cmp	r4, #45	@ 0x2d
 800af42:	d110      	bne.n	800af66 <_strtol_l.isra.0+0x56>
 800af44:	782c      	ldrb	r4, [r5, #0]
 800af46:	2601      	movs	r6, #1
 800af48:	1c95      	adds	r5, r2, #2
 800af4a:	f033 0210 	bics.w	r2, r3, #16
 800af4e:	d115      	bne.n	800af7c <_strtol_l.isra.0+0x6c>
 800af50:	2c30      	cmp	r4, #48	@ 0x30
 800af52:	d10d      	bne.n	800af70 <_strtol_l.isra.0+0x60>
 800af54:	782a      	ldrb	r2, [r5, #0]
 800af56:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800af5a:	2a58      	cmp	r2, #88	@ 0x58
 800af5c:	d108      	bne.n	800af70 <_strtol_l.isra.0+0x60>
 800af5e:	786c      	ldrb	r4, [r5, #1]
 800af60:	3502      	adds	r5, #2
 800af62:	2310      	movs	r3, #16
 800af64:	e00a      	b.n	800af7c <_strtol_l.isra.0+0x6c>
 800af66:	2c2b      	cmp	r4, #43	@ 0x2b
 800af68:	bf04      	itt	eq
 800af6a:	782c      	ldrbeq	r4, [r5, #0]
 800af6c:	1c95      	addeq	r5, r2, #2
 800af6e:	e7ec      	b.n	800af4a <_strtol_l.isra.0+0x3a>
 800af70:	2b00      	cmp	r3, #0
 800af72:	d1f6      	bne.n	800af62 <_strtol_l.isra.0+0x52>
 800af74:	2c30      	cmp	r4, #48	@ 0x30
 800af76:	bf14      	ite	ne
 800af78:	230a      	movne	r3, #10
 800af7a:	2308      	moveq	r3, #8
 800af7c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800af80:	f10c 3cff 	add.w	ip, ip, #4294967295
 800af84:	2200      	movs	r2, #0
 800af86:	fbbc f9f3 	udiv	r9, ip, r3
 800af8a:	4610      	mov	r0, r2
 800af8c:	fb03 ca19 	mls	sl, r3, r9, ip
 800af90:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800af94:	2f09      	cmp	r7, #9
 800af96:	d80f      	bhi.n	800afb8 <_strtol_l.isra.0+0xa8>
 800af98:	463c      	mov	r4, r7
 800af9a:	42a3      	cmp	r3, r4
 800af9c:	dd1b      	ble.n	800afd6 <_strtol_l.isra.0+0xc6>
 800af9e:	1c57      	adds	r7, r2, #1
 800afa0:	d007      	beq.n	800afb2 <_strtol_l.isra.0+0xa2>
 800afa2:	4581      	cmp	r9, r0
 800afa4:	d314      	bcc.n	800afd0 <_strtol_l.isra.0+0xc0>
 800afa6:	d101      	bne.n	800afac <_strtol_l.isra.0+0x9c>
 800afa8:	45a2      	cmp	sl, r4
 800afaa:	db11      	blt.n	800afd0 <_strtol_l.isra.0+0xc0>
 800afac:	fb00 4003 	mla	r0, r0, r3, r4
 800afb0:	2201      	movs	r2, #1
 800afb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800afb6:	e7eb      	b.n	800af90 <_strtol_l.isra.0+0x80>
 800afb8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800afbc:	2f19      	cmp	r7, #25
 800afbe:	d801      	bhi.n	800afc4 <_strtol_l.isra.0+0xb4>
 800afc0:	3c37      	subs	r4, #55	@ 0x37
 800afc2:	e7ea      	b.n	800af9a <_strtol_l.isra.0+0x8a>
 800afc4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800afc8:	2f19      	cmp	r7, #25
 800afca:	d804      	bhi.n	800afd6 <_strtol_l.isra.0+0xc6>
 800afcc:	3c57      	subs	r4, #87	@ 0x57
 800afce:	e7e4      	b.n	800af9a <_strtol_l.isra.0+0x8a>
 800afd0:	f04f 32ff 	mov.w	r2, #4294967295
 800afd4:	e7ed      	b.n	800afb2 <_strtol_l.isra.0+0xa2>
 800afd6:	1c53      	adds	r3, r2, #1
 800afd8:	d108      	bne.n	800afec <_strtol_l.isra.0+0xdc>
 800afda:	2322      	movs	r3, #34	@ 0x22
 800afdc:	f8ce 3000 	str.w	r3, [lr]
 800afe0:	4660      	mov	r0, ip
 800afe2:	f1b8 0f00 	cmp.w	r8, #0
 800afe6:	d0a0      	beq.n	800af2a <_strtol_l.isra.0+0x1a>
 800afe8:	1e69      	subs	r1, r5, #1
 800afea:	e006      	b.n	800affa <_strtol_l.isra.0+0xea>
 800afec:	b106      	cbz	r6, 800aff0 <_strtol_l.isra.0+0xe0>
 800afee:	4240      	negs	r0, r0
 800aff0:	f1b8 0f00 	cmp.w	r8, #0
 800aff4:	d099      	beq.n	800af2a <_strtol_l.isra.0+0x1a>
 800aff6:	2a00      	cmp	r2, #0
 800aff8:	d1f6      	bne.n	800afe8 <_strtol_l.isra.0+0xd8>
 800affa:	f8c8 1000 	str.w	r1, [r8]
 800affe:	e794      	b.n	800af2a <_strtol_l.isra.0+0x1a>
 800b000:	0800c52d 	.word	0x0800c52d

0800b004 <strtol>:
 800b004:	4613      	mov	r3, r2
 800b006:	460a      	mov	r2, r1
 800b008:	4601      	mov	r1, r0
 800b00a:	4802      	ldr	r0, [pc, #8]	@ (800b014 <strtol+0x10>)
 800b00c:	6800      	ldr	r0, [r0, #0]
 800b00e:	f7ff bf7f 	b.w	800af10 <_strtol_l.isra.0>
 800b012:	bf00      	nop
 800b014:	2000001c 	.word	0x2000001c

0800b018 <std>:
 800b018:	2300      	movs	r3, #0
 800b01a:	b510      	push	{r4, lr}
 800b01c:	4604      	mov	r4, r0
 800b01e:	e9c0 3300 	strd	r3, r3, [r0]
 800b022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b026:	6083      	str	r3, [r0, #8]
 800b028:	8181      	strh	r1, [r0, #12]
 800b02a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b02c:	81c2      	strh	r2, [r0, #14]
 800b02e:	6183      	str	r3, [r0, #24]
 800b030:	4619      	mov	r1, r3
 800b032:	2208      	movs	r2, #8
 800b034:	305c      	adds	r0, #92	@ 0x5c
 800b036:	f000 f93c 	bl	800b2b2 <memset>
 800b03a:	4b0d      	ldr	r3, [pc, #52]	@ (800b070 <std+0x58>)
 800b03c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b03e:	4b0d      	ldr	r3, [pc, #52]	@ (800b074 <std+0x5c>)
 800b040:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b042:	4b0d      	ldr	r3, [pc, #52]	@ (800b078 <std+0x60>)
 800b044:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b046:	4b0d      	ldr	r3, [pc, #52]	@ (800b07c <std+0x64>)
 800b048:	6323      	str	r3, [r4, #48]	@ 0x30
 800b04a:	4b0d      	ldr	r3, [pc, #52]	@ (800b080 <std+0x68>)
 800b04c:	6224      	str	r4, [r4, #32]
 800b04e:	429c      	cmp	r4, r3
 800b050:	d006      	beq.n	800b060 <std+0x48>
 800b052:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b056:	4294      	cmp	r4, r2
 800b058:	d002      	beq.n	800b060 <std+0x48>
 800b05a:	33d0      	adds	r3, #208	@ 0xd0
 800b05c:	429c      	cmp	r4, r3
 800b05e:	d105      	bne.n	800b06c <std+0x54>
 800b060:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b068:	f000 b9fa 	b.w	800b460 <__retarget_lock_init_recursive>
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	bf00      	nop
 800b070:	0800b22d 	.word	0x0800b22d
 800b074:	0800b24f 	.word	0x0800b24f
 800b078:	0800b287 	.word	0x0800b287
 800b07c:	0800b2ab 	.word	0x0800b2ab
 800b080:	200033b8 	.word	0x200033b8

0800b084 <stdio_exit_handler>:
 800b084:	4a02      	ldr	r2, [pc, #8]	@ (800b090 <stdio_exit_handler+0xc>)
 800b086:	4903      	ldr	r1, [pc, #12]	@ (800b094 <stdio_exit_handler+0x10>)
 800b088:	4803      	ldr	r0, [pc, #12]	@ (800b098 <stdio_exit_handler+0x14>)
 800b08a:	f000 b869 	b.w	800b160 <_fwalk_sglue>
 800b08e:	bf00      	nop
 800b090:	20000010 	.word	0x20000010
 800b094:	0800bfc9 	.word	0x0800bfc9
 800b098:	20000020 	.word	0x20000020

0800b09c <cleanup_stdio>:
 800b09c:	6841      	ldr	r1, [r0, #4]
 800b09e:	4b0c      	ldr	r3, [pc, #48]	@ (800b0d0 <cleanup_stdio+0x34>)
 800b0a0:	4299      	cmp	r1, r3
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	4604      	mov	r4, r0
 800b0a6:	d001      	beq.n	800b0ac <cleanup_stdio+0x10>
 800b0a8:	f000 ff8e 	bl	800bfc8 <_fflush_r>
 800b0ac:	68a1      	ldr	r1, [r4, #8]
 800b0ae:	4b09      	ldr	r3, [pc, #36]	@ (800b0d4 <cleanup_stdio+0x38>)
 800b0b0:	4299      	cmp	r1, r3
 800b0b2:	d002      	beq.n	800b0ba <cleanup_stdio+0x1e>
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 ff87 	bl	800bfc8 <_fflush_r>
 800b0ba:	68e1      	ldr	r1, [r4, #12]
 800b0bc:	4b06      	ldr	r3, [pc, #24]	@ (800b0d8 <cleanup_stdio+0x3c>)
 800b0be:	4299      	cmp	r1, r3
 800b0c0:	d004      	beq.n	800b0cc <cleanup_stdio+0x30>
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0c8:	f000 bf7e 	b.w	800bfc8 <_fflush_r>
 800b0cc:	bd10      	pop	{r4, pc}
 800b0ce:	bf00      	nop
 800b0d0:	200033b8 	.word	0x200033b8
 800b0d4:	20003420 	.word	0x20003420
 800b0d8:	20003488 	.word	0x20003488

0800b0dc <global_stdio_init.part.0>:
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	4b0b      	ldr	r3, [pc, #44]	@ (800b10c <global_stdio_init.part.0+0x30>)
 800b0e0:	4c0b      	ldr	r4, [pc, #44]	@ (800b110 <global_stdio_init.part.0+0x34>)
 800b0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800b114 <global_stdio_init.part.0+0x38>)
 800b0e4:	601a      	str	r2, [r3, #0]
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	2104      	movs	r1, #4
 800b0ec:	f7ff ff94 	bl	800b018 <std>
 800b0f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	2109      	movs	r1, #9
 800b0f8:	f7ff ff8e 	bl	800b018 <std>
 800b0fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b100:	2202      	movs	r2, #2
 800b102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b106:	2112      	movs	r1, #18
 800b108:	f7ff bf86 	b.w	800b018 <std>
 800b10c:	200034f0 	.word	0x200034f0
 800b110:	200033b8 	.word	0x200033b8
 800b114:	0800b085 	.word	0x0800b085

0800b118 <__sfp_lock_acquire>:
 800b118:	4801      	ldr	r0, [pc, #4]	@ (800b120 <__sfp_lock_acquire+0x8>)
 800b11a:	f000 b9a2 	b.w	800b462 <__retarget_lock_acquire_recursive>
 800b11e:	bf00      	nop
 800b120:	200034f9 	.word	0x200034f9

0800b124 <__sfp_lock_release>:
 800b124:	4801      	ldr	r0, [pc, #4]	@ (800b12c <__sfp_lock_release+0x8>)
 800b126:	f000 b99d 	b.w	800b464 <__retarget_lock_release_recursive>
 800b12a:	bf00      	nop
 800b12c:	200034f9 	.word	0x200034f9

0800b130 <__sinit>:
 800b130:	b510      	push	{r4, lr}
 800b132:	4604      	mov	r4, r0
 800b134:	f7ff fff0 	bl	800b118 <__sfp_lock_acquire>
 800b138:	6a23      	ldr	r3, [r4, #32]
 800b13a:	b11b      	cbz	r3, 800b144 <__sinit+0x14>
 800b13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b140:	f7ff bff0 	b.w	800b124 <__sfp_lock_release>
 800b144:	4b04      	ldr	r3, [pc, #16]	@ (800b158 <__sinit+0x28>)
 800b146:	6223      	str	r3, [r4, #32]
 800b148:	4b04      	ldr	r3, [pc, #16]	@ (800b15c <__sinit+0x2c>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d1f5      	bne.n	800b13c <__sinit+0xc>
 800b150:	f7ff ffc4 	bl	800b0dc <global_stdio_init.part.0>
 800b154:	e7f2      	b.n	800b13c <__sinit+0xc>
 800b156:	bf00      	nop
 800b158:	0800b09d 	.word	0x0800b09d
 800b15c:	200034f0 	.word	0x200034f0

0800b160 <_fwalk_sglue>:
 800b160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b164:	4607      	mov	r7, r0
 800b166:	4688      	mov	r8, r1
 800b168:	4614      	mov	r4, r2
 800b16a:	2600      	movs	r6, #0
 800b16c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b170:	f1b9 0901 	subs.w	r9, r9, #1
 800b174:	d505      	bpl.n	800b182 <_fwalk_sglue+0x22>
 800b176:	6824      	ldr	r4, [r4, #0]
 800b178:	2c00      	cmp	r4, #0
 800b17a:	d1f7      	bne.n	800b16c <_fwalk_sglue+0xc>
 800b17c:	4630      	mov	r0, r6
 800b17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b182:	89ab      	ldrh	r3, [r5, #12]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d907      	bls.n	800b198 <_fwalk_sglue+0x38>
 800b188:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b18c:	3301      	adds	r3, #1
 800b18e:	d003      	beq.n	800b198 <_fwalk_sglue+0x38>
 800b190:	4629      	mov	r1, r5
 800b192:	4638      	mov	r0, r7
 800b194:	47c0      	blx	r8
 800b196:	4306      	orrs	r6, r0
 800b198:	3568      	adds	r5, #104	@ 0x68
 800b19a:	e7e9      	b.n	800b170 <_fwalk_sglue+0x10>

0800b19c <iprintf>:
 800b19c:	b40f      	push	{r0, r1, r2, r3}
 800b19e:	b507      	push	{r0, r1, r2, lr}
 800b1a0:	4906      	ldr	r1, [pc, #24]	@ (800b1bc <iprintf+0x20>)
 800b1a2:	ab04      	add	r3, sp, #16
 800b1a4:	6808      	ldr	r0, [r1, #0]
 800b1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1aa:	6881      	ldr	r1, [r0, #8]
 800b1ac:	9301      	str	r3, [sp, #4]
 800b1ae:	f000 fbe3 	bl	800b978 <_vfiprintf_r>
 800b1b2:	b003      	add	sp, #12
 800b1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1b8:	b004      	add	sp, #16
 800b1ba:	4770      	bx	lr
 800b1bc:	2000001c 	.word	0x2000001c

0800b1c0 <sniprintf>:
 800b1c0:	b40c      	push	{r2, r3}
 800b1c2:	b530      	push	{r4, r5, lr}
 800b1c4:	4b18      	ldr	r3, [pc, #96]	@ (800b228 <sniprintf+0x68>)
 800b1c6:	1e0c      	subs	r4, r1, #0
 800b1c8:	681d      	ldr	r5, [r3, #0]
 800b1ca:	b09d      	sub	sp, #116	@ 0x74
 800b1cc:	da08      	bge.n	800b1e0 <sniprintf+0x20>
 800b1ce:	238b      	movs	r3, #139	@ 0x8b
 800b1d0:	602b      	str	r3, [r5, #0]
 800b1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d6:	b01d      	add	sp, #116	@ 0x74
 800b1d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1dc:	b002      	add	sp, #8
 800b1de:	4770      	bx	lr
 800b1e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b1e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b1e8:	f04f 0300 	mov.w	r3, #0
 800b1ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b1ee:	bf14      	ite	ne
 800b1f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b1f4:	4623      	moveq	r3, r4
 800b1f6:	9304      	str	r3, [sp, #16]
 800b1f8:	9307      	str	r3, [sp, #28]
 800b1fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b1fe:	9002      	str	r0, [sp, #8]
 800b200:	9006      	str	r0, [sp, #24]
 800b202:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b206:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b208:	ab21      	add	r3, sp, #132	@ 0x84
 800b20a:	a902      	add	r1, sp, #8
 800b20c:	4628      	mov	r0, r5
 800b20e:	9301      	str	r3, [sp, #4]
 800b210:	f000 fa8c 	bl	800b72c <_svfiprintf_r>
 800b214:	1c43      	adds	r3, r0, #1
 800b216:	bfbc      	itt	lt
 800b218:	238b      	movlt	r3, #139	@ 0x8b
 800b21a:	602b      	strlt	r3, [r5, #0]
 800b21c:	2c00      	cmp	r4, #0
 800b21e:	d0da      	beq.n	800b1d6 <sniprintf+0x16>
 800b220:	9b02      	ldr	r3, [sp, #8]
 800b222:	2200      	movs	r2, #0
 800b224:	701a      	strb	r2, [r3, #0]
 800b226:	e7d6      	b.n	800b1d6 <sniprintf+0x16>
 800b228:	2000001c 	.word	0x2000001c

0800b22c <__sread>:
 800b22c:	b510      	push	{r4, lr}
 800b22e:	460c      	mov	r4, r1
 800b230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b234:	f000 f8c6 	bl	800b3c4 <_read_r>
 800b238:	2800      	cmp	r0, #0
 800b23a:	bfab      	itete	ge
 800b23c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b23e:	89a3      	ldrhlt	r3, [r4, #12]
 800b240:	181b      	addge	r3, r3, r0
 800b242:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b246:	bfac      	ite	ge
 800b248:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b24a:	81a3      	strhlt	r3, [r4, #12]
 800b24c:	bd10      	pop	{r4, pc}

0800b24e <__swrite>:
 800b24e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b252:	461f      	mov	r7, r3
 800b254:	898b      	ldrh	r3, [r1, #12]
 800b256:	05db      	lsls	r3, r3, #23
 800b258:	4605      	mov	r5, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	4616      	mov	r6, r2
 800b25e:	d505      	bpl.n	800b26c <__swrite+0x1e>
 800b260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b264:	2302      	movs	r3, #2
 800b266:	2200      	movs	r2, #0
 800b268:	f000 f89a 	bl	800b3a0 <_lseek_r>
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b272:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b276:	81a3      	strh	r3, [r4, #12]
 800b278:	4632      	mov	r2, r6
 800b27a:	463b      	mov	r3, r7
 800b27c:	4628      	mov	r0, r5
 800b27e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b282:	f000 b8b1 	b.w	800b3e8 <_write_r>

0800b286 <__sseek>:
 800b286:	b510      	push	{r4, lr}
 800b288:	460c      	mov	r4, r1
 800b28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b28e:	f000 f887 	bl	800b3a0 <_lseek_r>
 800b292:	1c43      	adds	r3, r0, #1
 800b294:	89a3      	ldrh	r3, [r4, #12]
 800b296:	bf15      	itete	ne
 800b298:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b29a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b29e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b2a2:	81a3      	strheq	r3, [r4, #12]
 800b2a4:	bf18      	it	ne
 800b2a6:	81a3      	strhne	r3, [r4, #12]
 800b2a8:	bd10      	pop	{r4, pc}

0800b2aa <__sclose>:
 800b2aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ae:	f000 b809 	b.w	800b2c4 <_close_r>

0800b2b2 <memset>:
 800b2b2:	4402      	add	r2, r0
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d100      	bne.n	800b2bc <memset+0xa>
 800b2ba:	4770      	bx	lr
 800b2bc:	f803 1b01 	strb.w	r1, [r3], #1
 800b2c0:	e7f9      	b.n	800b2b6 <memset+0x4>
	...

0800b2c4 <_close_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d06      	ldr	r5, [pc, #24]	@ (800b2e0 <_close_r+0x1c>)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	4608      	mov	r0, r1
 800b2ce:	602b      	str	r3, [r5, #0]
 800b2d0:	f7f6 fe07 	bl	8001ee2 <_close>
 800b2d4:	1c43      	adds	r3, r0, #1
 800b2d6:	d102      	bne.n	800b2de <_close_r+0x1a>
 800b2d8:	682b      	ldr	r3, [r5, #0]
 800b2da:	b103      	cbz	r3, 800b2de <_close_r+0x1a>
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	bd38      	pop	{r3, r4, r5, pc}
 800b2e0:	200034f4 	.word	0x200034f4

0800b2e4 <_reclaim_reent>:
 800b2e4:	4b2d      	ldr	r3, [pc, #180]	@ (800b39c <_reclaim_reent+0xb8>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	4283      	cmp	r3, r0
 800b2ea:	b570      	push	{r4, r5, r6, lr}
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	d053      	beq.n	800b398 <_reclaim_reent+0xb4>
 800b2f0:	69c3      	ldr	r3, [r0, #28]
 800b2f2:	b31b      	cbz	r3, 800b33c <_reclaim_reent+0x58>
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	b163      	cbz	r3, 800b312 <_reclaim_reent+0x2e>
 800b2f8:	2500      	movs	r5, #0
 800b2fa:	69e3      	ldr	r3, [r4, #28]
 800b2fc:	68db      	ldr	r3, [r3, #12]
 800b2fe:	5959      	ldr	r1, [r3, r5]
 800b300:	b9b1      	cbnz	r1, 800b330 <_reclaim_reent+0x4c>
 800b302:	3504      	adds	r5, #4
 800b304:	2d80      	cmp	r5, #128	@ 0x80
 800b306:	d1f8      	bne.n	800b2fa <_reclaim_reent+0x16>
 800b308:	69e3      	ldr	r3, [r4, #28]
 800b30a:	4620      	mov	r0, r4
 800b30c:	68d9      	ldr	r1, [r3, #12]
 800b30e:	f000 f8b9 	bl	800b484 <_free_r>
 800b312:	69e3      	ldr	r3, [r4, #28]
 800b314:	6819      	ldr	r1, [r3, #0]
 800b316:	b111      	cbz	r1, 800b31e <_reclaim_reent+0x3a>
 800b318:	4620      	mov	r0, r4
 800b31a:	f000 f8b3 	bl	800b484 <_free_r>
 800b31e:	69e3      	ldr	r3, [r4, #28]
 800b320:	689d      	ldr	r5, [r3, #8]
 800b322:	b15d      	cbz	r5, 800b33c <_reclaim_reent+0x58>
 800b324:	4629      	mov	r1, r5
 800b326:	4620      	mov	r0, r4
 800b328:	682d      	ldr	r5, [r5, #0]
 800b32a:	f000 f8ab 	bl	800b484 <_free_r>
 800b32e:	e7f8      	b.n	800b322 <_reclaim_reent+0x3e>
 800b330:	680e      	ldr	r6, [r1, #0]
 800b332:	4620      	mov	r0, r4
 800b334:	f000 f8a6 	bl	800b484 <_free_r>
 800b338:	4631      	mov	r1, r6
 800b33a:	e7e1      	b.n	800b300 <_reclaim_reent+0x1c>
 800b33c:	6961      	ldr	r1, [r4, #20]
 800b33e:	b111      	cbz	r1, 800b346 <_reclaim_reent+0x62>
 800b340:	4620      	mov	r0, r4
 800b342:	f000 f89f 	bl	800b484 <_free_r>
 800b346:	69e1      	ldr	r1, [r4, #28]
 800b348:	b111      	cbz	r1, 800b350 <_reclaim_reent+0x6c>
 800b34a:	4620      	mov	r0, r4
 800b34c:	f000 f89a 	bl	800b484 <_free_r>
 800b350:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b352:	b111      	cbz	r1, 800b35a <_reclaim_reent+0x76>
 800b354:	4620      	mov	r0, r4
 800b356:	f000 f895 	bl	800b484 <_free_r>
 800b35a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b35c:	b111      	cbz	r1, 800b364 <_reclaim_reent+0x80>
 800b35e:	4620      	mov	r0, r4
 800b360:	f000 f890 	bl	800b484 <_free_r>
 800b364:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b366:	b111      	cbz	r1, 800b36e <_reclaim_reent+0x8a>
 800b368:	4620      	mov	r0, r4
 800b36a:	f000 f88b 	bl	800b484 <_free_r>
 800b36e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b370:	b111      	cbz	r1, 800b378 <_reclaim_reent+0x94>
 800b372:	4620      	mov	r0, r4
 800b374:	f000 f886 	bl	800b484 <_free_r>
 800b378:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b37a:	b111      	cbz	r1, 800b382 <_reclaim_reent+0x9e>
 800b37c:	4620      	mov	r0, r4
 800b37e:	f000 f881 	bl	800b484 <_free_r>
 800b382:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b384:	b111      	cbz	r1, 800b38c <_reclaim_reent+0xa8>
 800b386:	4620      	mov	r0, r4
 800b388:	f000 f87c 	bl	800b484 <_free_r>
 800b38c:	6a23      	ldr	r3, [r4, #32]
 800b38e:	b11b      	cbz	r3, 800b398 <_reclaim_reent+0xb4>
 800b390:	4620      	mov	r0, r4
 800b392:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b396:	4718      	bx	r3
 800b398:	bd70      	pop	{r4, r5, r6, pc}
 800b39a:	bf00      	nop
 800b39c:	2000001c 	.word	0x2000001c

0800b3a0 <_lseek_r>:
 800b3a0:	b538      	push	{r3, r4, r5, lr}
 800b3a2:	4d07      	ldr	r5, [pc, #28]	@ (800b3c0 <_lseek_r+0x20>)
 800b3a4:	4604      	mov	r4, r0
 800b3a6:	4608      	mov	r0, r1
 800b3a8:	4611      	mov	r1, r2
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	602a      	str	r2, [r5, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	f7f6 fdbe 	bl	8001f30 <_lseek>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d102      	bne.n	800b3be <_lseek_r+0x1e>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	b103      	cbz	r3, 800b3be <_lseek_r+0x1e>
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	200034f4 	.word	0x200034f4

0800b3c4 <_read_r>:
 800b3c4:	b538      	push	{r3, r4, r5, lr}
 800b3c6:	4d07      	ldr	r5, [pc, #28]	@ (800b3e4 <_read_r+0x20>)
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	4608      	mov	r0, r1
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	602a      	str	r2, [r5, #0]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	f7f6 fd4c 	bl	8001e70 <_read>
 800b3d8:	1c43      	adds	r3, r0, #1
 800b3da:	d102      	bne.n	800b3e2 <_read_r+0x1e>
 800b3dc:	682b      	ldr	r3, [r5, #0]
 800b3de:	b103      	cbz	r3, 800b3e2 <_read_r+0x1e>
 800b3e0:	6023      	str	r3, [r4, #0]
 800b3e2:	bd38      	pop	{r3, r4, r5, pc}
 800b3e4:	200034f4 	.word	0x200034f4

0800b3e8 <_write_r>:
 800b3e8:	b538      	push	{r3, r4, r5, lr}
 800b3ea:	4d07      	ldr	r5, [pc, #28]	@ (800b408 <_write_r+0x20>)
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	4608      	mov	r0, r1
 800b3f0:	4611      	mov	r1, r2
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	602a      	str	r2, [r5, #0]
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	f7f6 fd57 	bl	8001eaa <_write>
 800b3fc:	1c43      	adds	r3, r0, #1
 800b3fe:	d102      	bne.n	800b406 <_write_r+0x1e>
 800b400:	682b      	ldr	r3, [r5, #0]
 800b402:	b103      	cbz	r3, 800b406 <_write_r+0x1e>
 800b404:	6023      	str	r3, [r4, #0]
 800b406:	bd38      	pop	{r3, r4, r5, pc}
 800b408:	200034f4 	.word	0x200034f4

0800b40c <__errno>:
 800b40c:	4b01      	ldr	r3, [pc, #4]	@ (800b414 <__errno+0x8>)
 800b40e:	6818      	ldr	r0, [r3, #0]
 800b410:	4770      	bx	lr
 800b412:	bf00      	nop
 800b414:	2000001c 	.word	0x2000001c

0800b418 <__libc_init_array>:
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	4d0d      	ldr	r5, [pc, #52]	@ (800b450 <__libc_init_array+0x38>)
 800b41c:	4c0d      	ldr	r4, [pc, #52]	@ (800b454 <__libc_init_array+0x3c>)
 800b41e:	1b64      	subs	r4, r4, r5
 800b420:	10a4      	asrs	r4, r4, #2
 800b422:	2600      	movs	r6, #0
 800b424:	42a6      	cmp	r6, r4
 800b426:	d109      	bne.n	800b43c <__libc_init_array+0x24>
 800b428:	4d0b      	ldr	r5, [pc, #44]	@ (800b458 <__libc_init_array+0x40>)
 800b42a:	4c0c      	ldr	r4, [pc, #48]	@ (800b45c <__libc_init_array+0x44>)
 800b42c:	f000 ff8e 	bl	800c34c <_init>
 800b430:	1b64      	subs	r4, r4, r5
 800b432:	10a4      	asrs	r4, r4, #2
 800b434:	2600      	movs	r6, #0
 800b436:	42a6      	cmp	r6, r4
 800b438:	d105      	bne.n	800b446 <__libc_init_array+0x2e>
 800b43a:	bd70      	pop	{r4, r5, r6, pc}
 800b43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b440:	4798      	blx	r3
 800b442:	3601      	adds	r6, #1
 800b444:	e7ee      	b.n	800b424 <__libc_init_array+0xc>
 800b446:	f855 3b04 	ldr.w	r3, [r5], #4
 800b44a:	4798      	blx	r3
 800b44c:	3601      	adds	r6, #1
 800b44e:	e7f2      	b.n	800b436 <__libc_init_array+0x1e>
 800b450:	0800c668 	.word	0x0800c668
 800b454:	0800c668 	.word	0x0800c668
 800b458:	0800c668 	.word	0x0800c668
 800b45c:	0800c66c 	.word	0x0800c66c

0800b460 <__retarget_lock_init_recursive>:
 800b460:	4770      	bx	lr

0800b462 <__retarget_lock_acquire_recursive>:
 800b462:	4770      	bx	lr

0800b464 <__retarget_lock_release_recursive>:
 800b464:	4770      	bx	lr

0800b466 <memcpy>:
 800b466:	440a      	add	r2, r1
 800b468:	4291      	cmp	r1, r2
 800b46a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b46e:	d100      	bne.n	800b472 <memcpy+0xc>
 800b470:	4770      	bx	lr
 800b472:	b510      	push	{r4, lr}
 800b474:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b478:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b47c:	4291      	cmp	r1, r2
 800b47e:	d1f9      	bne.n	800b474 <memcpy+0xe>
 800b480:	bd10      	pop	{r4, pc}
	...

0800b484 <_free_r>:
 800b484:	b538      	push	{r3, r4, r5, lr}
 800b486:	4605      	mov	r5, r0
 800b488:	2900      	cmp	r1, #0
 800b48a:	d041      	beq.n	800b510 <_free_r+0x8c>
 800b48c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b490:	1f0c      	subs	r4, r1, #4
 800b492:	2b00      	cmp	r3, #0
 800b494:	bfb8      	it	lt
 800b496:	18e4      	addlt	r4, r4, r3
 800b498:	f000 f8e0 	bl	800b65c <__malloc_lock>
 800b49c:	4a1d      	ldr	r2, [pc, #116]	@ (800b514 <_free_r+0x90>)
 800b49e:	6813      	ldr	r3, [r2, #0]
 800b4a0:	b933      	cbnz	r3, 800b4b0 <_free_r+0x2c>
 800b4a2:	6063      	str	r3, [r4, #4]
 800b4a4:	6014      	str	r4, [r2, #0]
 800b4a6:	4628      	mov	r0, r5
 800b4a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4ac:	f000 b8dc 	b.w	800b668 <__malloc_unlock>
 800b4b0:	42a3      	cmp	r3, r4
 800b4b2:	d908      	bls.n	800b4c6 <_free_r+0x42>
 800b4b4:	6820      	ldr	r0, [r4, #0]
 800b4b6:	1821      	adds	r1, r4, r0
 800b4b8:	428b      	cmp	r3, r1
 800b4ba:	bf01      	itttt	eq
 800b4bc:	6819      	ldreq	r1, [r3, #0]
 800b4be:	685b      	ldreq	r3, [r3, #4]
 800b4c0:	1809      	addeq	r1, r1, r0
 800b4c2:	6021      	streq	r1, [r4, #0]
 800b4c4:	e7ed      	b.n	800b4a2 <_free_r+0x1e>
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	b10b      	cbz	r3, 800b4d0 <_free_r+0x4c>
 800b4cc:	42a3      	cmp	r3, r4
 800b4ce:	d9fa      	bls.n	800b4c6 <_free_r+0x42>
 800b4d0:	6811      	ldr	r1, [r2, #0]
 800b4d2:	1850      	adds	r0, r2, r1
 800b4d4:	42a0      	cmp	r0, r4
 800b4d6:	d10b      	bne.n	800b4f0 <_free_r+0x6c>
 800b4d8:	6820      	ldr	r0, [r4, #0]
 800b4da:	4401      	add	r1, r0
 800b4dc:	1850      	adds	r0, r2, r1
 800b4de:	4283      	cmp	r3, r0
 800b4e0:	6011      	str	r1, [r2, #0]
 800b4e2:	d1e0      	bne.n	800b4a6 <_free_r+0x22>
 800b4e4:	6818      	ldr	r0, [r3, #0]
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	6053      	str	r3, [r2, #4]
 800b4ea:	4408      	add	r0, r1
 800b4ec:	6010      	str	r0, [r2, #0]
 800b4ee:	e7da      	b.n	800b4a6 <_free_r+0x22>
 800b4f0:	d902      	bls.n	800b4f8 <_free_r+0x74>
 800b4f2:	230c      	movs	r3, #12
 800b4f4:	602b      	str	r3, [r5, #0]
 800b4f6:	e7d6      	b.n	800b4a6 <_free_r+0x22>
 800b4f8:	6820      	ldr	r0, [r4, #0]
 800b4fa:	1821      	adds	r1, r4, r0
 800b4fc:	428b      	cmp	r3, r1
 800b4fe:	bf04      	itt	eq
 800b500:	6819      	ldreq	r1, [r3, #0]
 800b502:	685b      	ldreq	r3, [r3, #4]
 800b504:	6063      	str	r3, [r4, #4]
 800b506:	bf04      	itt	eq
 800b508:	1809      	addeq	r1, r1, r0
 800b50a:	6021      	streq	r1, [r4, #0]
 800b50c:	6054      	str	r4, [r2, #4]
 800b50e:	e7ca      	b.n	800b4a6 <_free_r+0x22>
 800b510:	bd38      	pop	{r3, r4, r5, pc}
 800b512:	bf00      	nop
 800b514:	20003500 	.word	0x20003500

0800b518 <sbrk_aligned>:
 800b518:	b570      	push	{r4, r5, r6, lr}
 800b51a:	4e0f      	ldr	r6, [pc, #60]	@ (800b558 <sbrk_aligned+0x40>)
 800b51c:	460c      	mov	r4, r1
 800b51e:	6831      	ldr	r1, [r6, #0]
 800b520:	4605      	mov	r5, r0
 800b522:	b911      	cbnz	r1, 800b52a <sbrk_aligned+0x12>
 800b524:	f000 fe26 	bl	800c174 <_sbrk_r>
 800b528:	6030      	str	r0, [r6, #0]
 800b52a:	4621      	mov	r1, r4
 800b52c:	4628      	mov	r0, r5
 800b52e:	f000 fe21 	bl	800c174 <_sbrk_r>
 800b532:	1c43      	adds	r3, r0, #1
 800b534:	d103      	bne.n	800b53e <sbrk_aligned+0x26>
 800b536:	f04f 34ff 	mov.w	r4, #4294967295
 800b53a:	4620      	mov	r0, r4
 800b53c:	bd70      	pop	{r4, r5, r6, pc}
 800b53e:	1cc4      	adds	r4, r0, #3
 800b540:	f024 0403 	bic.w	r4, r4, #3
 800b544:	42a0      	cmp	r0, r4
 800b546:	d0f8      	beq.n	800b53a <sbrk_aligned+0x22>
 800b548:	1a21      	subs	r1, r4, r0
 800b54a:	4628      	mov	r0, r5
 800b54c:	f000 fe12 	bl	800c174 <_sbrk_r>
 800b550:	3001      	adds	r0, #1
 800b552:	d1f2      	bne.n	800b53a <sbrk_aligned+0x22>
 800b554:	e7ef      	b.n	800b536 <sbrk_aligned+0x1e>
 800b556:	bf00      	nop
 800b558:	200034fc 	.word	0x200034fc

0800b55c <_malloc_r>:
 800b55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b560:	1ccd      	adds	r5, r1, #3
 800b562:	f025 0503 	bic.w	r5, r5, #3
 800b566:	3508      	adds	r5, #8
 800b568:	2d0c      	cmp	r5, #12
 800b56a:	bf38      	it	cc
 800b56c:	250c      	movcc	r5, #12
 800b56e:	2d00      	cmp	r5, #0
 800b570:	4606      	mov	r6, r0
 800b572:	db01      	blt.n	800b578 <_malloc_r+0x1c>
 800b574:	42a9      	cmp	r1, r5
 800b576:	d904      	bls.n	800b582 <_malloc_r+0x26>
 800b578:	230c      	movs	r3, #12
 800b57a:	6033      	str	r3, [r6, #0]
 800b57c:	2000      	movs	r0, #0
 800b57e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b582:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b658 <_malloc_r+0xfc>
 800b586:	f000 f869 	bl	800b65c <__malloc_lock>
 800b58a:	f8d8 3000 	ldr.w	r3, [r8]
 800b58e:	461c      	mov	r4, r3
 800b590:	bb44      	cbnz	r4, 800b5e4 <_malloc_r+0x88>
 800b592:	4629      	mov	r1, r5
 800b594:	4630      	mov	r0, r6
 800b596:	f7ff ffbf 	bl	800b518 <sbrk_aligned>
 800b59a:	1c43      	adds	r3, r0, #1
 800b59c:	4604      	mov	r4, r0
 800b59e:	d158      	bne.n	800b652 <_malloc_r+0xf6>
 800b5a0:	f8d8 4000 	ldr.w	r4, [r8]
 800b5a4:	4627      	mov	r7, r4
 800b5a6:	2f00      	cmp	r7, #0
 800b5a8:	d143      	bne.n	800b632 <_malloc_r+0xd6>
 800b5aa:	2c00      	cmp	r4, #0
 800b5ac:	d04b      	beq.n	800b646 <_malloc_r+0xea>
 800b5ae:	6823      	ldr	r3, [r4, #0]
 800b5b0:	4639      	mov	r1, r7
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	eb04 0903 	add.w	r9, r4, r3
 800b5b8:	f000 fddc 	bl	800c174 <_sbrk_r>
 800b5bc:	4581      	cmp	r9, r0
 800b5be:	d142      	bne.n	800b646 <_malloc_r+0xea>
 800b5c0:	6821      	ldr	r1, [r4, #0]
 800b5c2:	1a6d      	subs	r5, r5, r1
 800b5c4:	4629      	mov	r1, r5
 800b5c6:	4630      	mov	r0, r6
 800b5c8:	f7ff ffa6 	bl	800b518 <sbrk_aligned>
 800b5cc:	3001      	adds	r0, #1
 800b5ce:	d03a      	beq.n	800b646 <_malloc_r+0xea>
 800b5d0:	6823      	ldr	r3, [r4, #0]
 800b5d2:	442b      	add	r3, r5
 800b5d4:	6023      	str	r3, [r4, #0]
 800b5d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b5da:	685a      	ldr	r2, [r3, #4]
 800b5dc:	bb62      	cbnz	r2, 800b638 <_malloc_r+0xdc>
 800b5de:	f8c8 7000 	str.w	r7, [r8]
 800b5e2:	e00f      	b.n	800b604 <_malloc_r+0xa8>
 800b5e4:	6822      	ldr	r2, [r4, #0]
 800b5e6:	1b52      	subs	r2, r2, r5
 800b5e8:	d420      	bmi.n	800b62c <_malloc_r+0xd0>
 800b5ea:	2a0b      	cmp	r2, #11
 800b5ec:	d917      	bls.n	800b61e <_malloc_r+0xc2>
 800b5ee:	1961      	adds	r1, r4, r5
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	6025      	str	r5, [r4, #0]
 800b5f4:	bf18      	it	ne
 800b5f6:	6059      	strne	r1, [r3, #4]
 800b5f8:	6863      	ldr	r3, [r4, #4]
 800b5fa:	bf08      	it	eq
 800b5fc:	f8c8 1000 	streq.w	r1, [r8]
 800b600:	5162      	str	r2, [r4, r5]
 800b602:	604b      	str	r3, [r1, #4]
 800b604:	4630      	mov	r0, r6
 800b606:	f000 f82f 	bl	800b668 <__malloc_unlock>
 800b60a:	f104 000b 	add.w	r0, r4, #11
 800b60e:	1d23      	adds	r3, r4, #4
 800b610:	f020 0007 	bic.w	r0, r0, #7
 800b614:	1ac2      	subs	r2, r0, r3
 800b616:	bf1c      	itt	ne
 800b618:	1a1b      	subne	r3, r3, r0
 800b61a:	50a3      	strne	r3, [r4, r2]
 800b61c:	e7af      	b.n	800b57e <_malloc_r+0x22>
 800b61e:	6862      	ldr	r2, [r4, #4]
 800b620:	42a3      	cmp	r3, r4
 800b622:	bf0c      	ite	eq
 800b624:	f8c8 2000 	streq.w	r2, [r8]
 800b628:	605a      	strne	r2, [r3, #4]
 800b62a:	e7eb      	b.n	800b604 <_malloc_r+0xa8>
 800b62c:	4623      	mov	r3, r4
 800b62e:	6864      	ldr	r4, [r4, #4]
 800b630:	e7ae      	b.n	800b590 <_malloc_r+0x34>
 800b632:	463c      	mov	r4, r7
 800b634:	687f      	ldr	r7, [r7, #4]
 800b636:	e7b6      	b.n	800b5a6 <_malloc_r+0x4a>
 800b638:	461a      	mov	r2, r3
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	42a3      	cmp	r3, r4
 800b63e:	d1fb      	bne.n	800b638 <_malloc_r+0xdc>
 800b640:	2300      	movs	r3, #0
 800b642:	6053      	str	r3, [r2, #4]
 800b644:	e7de      	b.n	800b604 <_malloc_r+0xa8>
 800b646:	230c      	movs	r3, #12
 800b648:	6033      	str	r3, [r6, #0]
 800b64a:	4630      	mov	r0, r6
 800b64c:	f000 f80c 	bl	800b668 <__malloc_unlock>
 800b650:	e794      	b.n	800b57c <_malloc_r+0x20>
 800b652:	6005      	str	r5, [r0, #0]
 800b654:	e7d6      	b.n	800b604 <_malloc_r+0xa8>
 800b656:	bf00      	nop
 800b658:	20003500 	.word	0x20003500

0800b65c <__malloc_lock>:
 800b65c:	4801      	ldr	r0, [pc, #4]	@ (800b664 <__malloc_lock+0x8>)
 800b65e:	f7ff bf00 	b.w	800b462 <__retarget_lock_acquire_recursive>
 800b662:	bf00      	nop
 800b664:	200034f8 	.word	0x200034f8

0800b668 <__malloc_unlock>:
 800b668:	4801      	ldr	r0, [pc, #4]	@ (800b670 <__malloc_unlock+0x8>)
 800b66a:	f7ff befb 	b.w	800b464 <__retarget_lock_release_recursive>
 800b66e:	bf00      	nop
 800b670:	200034f8 	.word	0x200034f8

0800b674 <__ssputs_r>:
 800b674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b678:	688e      	ldr	r6, [r1, #8]
 800b67a:	461f      	mov	r7, r3
 800b67c:	42be      	cmp	r6, r7
 800b67e:	680b      	ldr	r3, [r1, #0]
 800b680:	4682      	mov	sl, r0
 800b682:	460c      	mov	r4, r1
 800b684:	4690      	mov	r8, r2
 800b686:	d82d      	bhi.n	800b6e4 <__ssputs_r+0x70>
 800b688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b68c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b690:	d026      	beq.n	800b6e0 <__ssputs_r+0x6c>
 800b692:	6965      	ldr	r5, [r4, #20]
 800b694:	6909      	ldr	r1, [r1, #16]
 800b696:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b69a:	eba3 0901 	sub.w	r9, r3, r1
 800b69e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b6a2:	1c7b      	adds	r3, r7, #1
 800b6a4:	444b      	add	r3, r9
 800b6a6:	106d      	asrs	r5, r5, #1
 800b6a8:	429d      	cmp	r5, r3
 800b6aa:	bf38      	it	cc
 800b6ac:	461d      	movcc	r5, r3
 800b6ae:	0553      	lsls	r3, r2, #21
 800b6b0:	d527      	bpl.n	800b702 <__ssputs_r+0x8e>
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	f7ff ff52 	bl	800b55c <_malloc_r>
 800b6b8:	4606      	mov	r6, r0
 800b6ba:	b360      	cbz	r0, 800b716 <__ssputs_r+0xa2>
 800b6bc:	6921      	ldr	r1, [r4, #16]
 800b6be:	464a      	mov	r2, r9
 800b6c0:	f7ff fed1 	bl	800b466 <memcpy>
 800b6c4:	89a3      	ldrh	r3, [r4, #12]
 800b6c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b6ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6ce:	81a3      	strh	r3, [r4, #12]
 800b6d0:	6126      	str	r6, [r4, #16]
 800b6d2:	6165      	str	r5, [r4, #20]
 800b6d4:	444e      	add	r6, r9
 800b6d6:	eba5 0509 	sub.w	r5, r5, r9
 800b6da:	6026      	str	r6, [r4, #0]
 800b6dc:	60a5      	str	r5, [r4, #8]
 800b6de:	463e      	mov	r6, r7
 800b6e0:	42be      	cmp	r6, r7
 800b6e2:	d900      	bls.n	800b6e6 <__ssputs_r+0x72>
 800b6e4:	463e      	mov	r6, r7
 800b6e6:	6820      	ldr	r0, [r4, #0]
 800b6e8:	4632      	mov	r2, r6
 800b6ea:	4641      	mov	r1, r8
 800b6ec:	f000 fd28 	bl	800c140 <memmove>
 800b6f0:	68a3      	ldr	r3, [r4, #8]
 800b6f2:	1b9b      	subs	r3, r3, r6
 800b6f4:	60a3      	str	r3, [r4, #8]
 800b6f6:	6823      	ldr	r3, [r4, #0]
 800b6f8:	4433      	add	r3, r6
 800b6fa:	6023      	str	r3, [r4, #0]
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b702:	462a      	mov	r2, r5
 800b704:	f000 fd46 	bl	800c194 <_realloc_r>
 800b708:	4606      	mov	r6, r0
 800b70a:	2800      	cmp	r0, #0
 800b70c:	d1e0      	bne.n	800b6d0 <__ssputs_r+0x5c>
 800b70e:	6921      	ldr	r1, [r4, #16]
 800b710:	4650      	mov	r0, sl
 800b712:	f7ff feb7 	bl	800b484 <_free_r>
 800b716:	230c      	movs	r3, #12
 800b718:	f8ca 3000 	str.w	r3, [sl]
 800b71c:	89a3      	ldrh	r3, [r4, #12]
 800b71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b722:	81a3      	strh	r3, [r4, #12]
 800b724:	f04f 30ff 	mov.w	r0, #4294967295
 800b728:	e7e9      	b.n	800b6fe <__ssputs_r+0x8a>
	...

0800b72c <_svfiprintf_r>:
 800b72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b730:	4698      	mov	r8, r3
 800b732:	898b      	ldrh	r3, [r1, #12]
 800b734:	061b      	lsls	r3, r3, #24
 800b736:	b09d      	sub	sp, #116	@ 0x74
 800b738:	4607      	mov	r7, r0
 800b73a:	460d      	mov	r5, r1
 800b73c:	4614      	mov	r4, r2
 800b73e:	d510      	bpl.n	800b762 <_svfiprintf_r+0x36>
 800b740:	690b      	ldr	r3, [r1, #16]
 800b742:	b973      	cbnz	r3, 800b762 <_svfiprintf_r+0x36>
 800b744:	2140      	movs	r1, #64	@ 0x40
 800b746:	f7ff ff09 	bl	800b55c <_malloc_r>
 800b74a:	6028      	str	r0, [r5, #0]
 800b74c:	6128      	str	r0, [r5, #16]
 800b74e:	b930      	cbnz	r0, 800b75e <_svfiprintf_r+0x32>
 800b750:	230c      	movs	r3, #12
 800b752:	603b      	str	r3, [r7, #0]
 800b754:	f04f 30ff 	mov.w	r0, #4294967295
 800b758:	b01d      	add	sp, #116	@ 0x74
 800b75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b75e:	2340      	movs	r3, #64	@ 0x40
 800b760:	616b      	str	r3, [r5, #20]
 800b762:	2300      	movs	r3, #0
 800b764:	9309      	str	r3, [sp, #36]	@ 0x24
 800b766:	2320      	movs	r3, #32
 800b768:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b76c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b770:	2330      	movs	r3, #48	@ 0x30
 800b772:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b910 <_svfiprintf_r+0x1e4>
 800b776:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b77a:	f04f 0901 	mov.w	r9, #1
 800b77e:	4623      	mov	r3, r4
 800b780:	469a      	mov	sl, r3
 800b782:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b786:	b10a      	cbz	r2, 800b78c <_svfiprintf_r+0x60>
 800b788:	2a25      	cmp	r2, #37	@ 0x25
 800b78a:	d1f9      	bne.n	800b780 <_svfiprintf_r+0x54>
 800b78c:	ebba 0b04 	subs.w	fp, sl, r4
 800b790:	d00b      	beq.n	800b7aa <_svfiprintf_r+0x7e>
 800b792:	465b      	mov	r3, fp
 800b794:	4622      	mov	r2, r4
 800b796:	4629      	mov	r1, r5
 800b798:	4638      	mov	r0, r7
 800b79a:	f7ff ff6b 	bl	800b674 <__ssputs_r>
 800b79e:	3001      	adds	r0, #1
 800b7a0:	f000 80a7 	beq.w	800b8f2 <_svfiprintf_r+0x1c6>
 800b7a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b7a6:	445a      	add	r2, fp
 800b7a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b7aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f000 809f 	beq.w	800b8f2 <_svfiprintf_r+0x1c6>
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7be:	f10a 0a01 	add.w	sl, sl, #1
 800b7c2:	9304      	str	r3, [sp, #16]
 800b7c4:	9307      	str	r3, [sp, #28]
 800b7c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b7ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800b7cc:	4654      	mov	r4, sl
 800b7ce:	2205      	movs	r2, #5
 800b7d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7d4:	484e      	ldr	r0, [pc, #312]	@ (800b910 <_svfiprintf_r+0x1e4>)
 800b7d6:	f7f4 fcfb 	bl	80001d0 <memchr>
 800b7da:	9a04      	ldr	r2, [sp, #16]
 800b7dc:	b9d8      	cbnz	r0, 800b816 <_svfiprintf_r+0xea>
 800b7de:	06d0      	lsls	r0, r2, #27
 800b7e0:	bf44      	itt	mi
 800b7e2:	2320      	movmi	r3, #32
 800b7e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7e8:	0711      	lsls	r1, r2, #28
 800b7ea:	bf44      	itt	mi
 800b7ec:	232b      	movmi	r3, #43	@ 0x2b
 800b7ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7f8:	d015      	beq.n	800b826 <_svfiprintf_r+0xfa>
 800b7fa:	9a07      	ldr	r2, [sp, #28]
 800b7fc:	4654      	mov	r4, sl
 800b7fe:	2000      	movs	r0, #0
 800b800:	f04f 0c0a 	mov.w	ip, #10
 800b804:	4621      	mov	r1, r4
 800b806:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b80a:	3b30      	subs	r3, #48	@ 0x30
 800b80c:	2b09      	cmp	r3, #9
 800b80e:	d94b      	bls.n	800b8a8 <_svfiprintf_r+0x17c>
 800b810:	b1b0      	cbz	r0, 800b840 <_svfiprintf_r+0x114>
 800b812:	9207      	str	r2, [sp, #28]
 800b814:	e014      	b.n	800b840 <_svfiprintf_r+0x114>
 800b816:	eba0 0308 	sub.w	r3, r0, r8
 800b81a:	fa09 f303 	lsl.w	r3, r9, r3
 800b81e:	4313      	orrs	r3, r2
 800b820:	9304      	str	r3, [sp, #16]
 800b822:	46a2      	mov	sl, r4
 800b824:	e7d2      	b.n	800b7cc <_svfiprintf_r+0xa0>
 800b826:	9b03      	ldr	r3, [sp, #12]
 800b828:	1d19      	adds	r1, r3, #4
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	9103      	str	r1, [sp, #12]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	bfbb      	ittet	lt
 800b832:	425b      	neglt	r3, r3
 800b834:	f042 0202 	orrlt.w	r2, r2, #2
 800b838:	9307      	strge	r3, [sp, #28]
 800b83a:	9307      	strlt	r3, [sp, #28]
 800b83c:	bfb8      	it	lt
 800b83e:	9204      	strlt	r2, [sp, #16]
 800b840:	7823      	ldrb	r3, [r4, #0]
 800b842:	2b2e      	cmp	r3, #46	@ 0x2e
 800b844:	d10a      	bne.n	800b85c <_svfiprintf_r+0x130>
 800b846:	7863      	ldrb	r3, [r4, #1]
 800b848:	2b2a      	cmp	r3, #42	@ 0x2a
 800b84a:	d132      	bne.n	800b8b2 <_svfiprintf_r+0x186>
 800b84c:	9b03      	ldr	r3, [sp, #12]
 800b84e:	1d1a      	adds	r2, r3, #4
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	9203      	str	r2, [sp, #12]
 800b854:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b858:	3402      	adds	r4, #2
 800b85a:	9305      	str	r3, [sp, #20]
 800b85c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b920 <_svfiprintf_r+0x1f4>
 800b860:	7821      	ldrb	r1, [r4, #0]
 800b862:	2203      	movs	r2, #3
 800b864:	4650      	mov	r0, sl
 800b866:	f7f4 fcb3 	bl	80001d0 <memchr>
 800b86a:	b138      	cbz	r0, 800b87c <_svfiprintf_r+0x150>
 800b86c:	9b04      	ldr	r3, [sp, #16]
 800b86e:	eba0 000a 	sub.w	r0, r0, sl
 800b872:	2240      	movs	r2, #64	@ 0x40
 800b874:	4082      	lsls	r2, r0
 800b876:	4313      	orrs	r3, r2
 800b878:	3401      	adds	r4, #1
 800b87a:	9304      	str	r3, [sp, #16]
 800b87c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b880:	4824      	ldr	r0, [pc, #144]	@ (800b914 <_svfiprintf_r+0x1e8>)
 800b882:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b886:	2206      	movs	r2, #6
 800b888:	f7f4 fca2 	bl	80001d0 <memchr>
 800b88c:	2800      	cmp	r0, #0
 800b88e:	d036      	beq.n	800b8fe <_svfiprintf_r+0x1d2>
 800b890:	4b21      	ldr	r3, [pc, #132]	@ (800b918 <_svfiprintf_r+0x1ec>)
 800b892:	bb1b      	cbnz	r3, 800b8dc <_svfiprintf_r+0x1b0>
 800b894:	9b03      	ldr	r3, [sp, #12]
 800b896:	3307      	adds	r3, #7
 800b898:	f023 0307 	bic.w	r3, r3, #7
 800b89c:	3308      	adds	r3, #8
 800b89e:	9303      	str	r3, [sp, #12]
 800b8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a2:	4433      	add	r3, r6
 800b8a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8a6:	e76a      	b.n	800b77e <_svfiprintf_r+0x52>
 800b8a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8ac:	460c      	mov	r4, r1
 800b8ae:	2001      	movs	r0, #1
 800b8b0:	e7a8      	b.n	800b804 <_svfiprintf_r+0xd8>
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	3401      	adds	r4, #1
 800b8b6:	9305      	str	r3, [sp, #20]
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	f04f 0c0a 	mov.w	ip, #10
 800b8be:	4620      	mov	r0, r4
 800b8c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8c4:	3a30      	subs	r2, #48	@ 0x30
 800b8c6:	2a09      	cmp	r2, #9
 800b8c8:	d903      	bls.n	800b8d2 <_svfiprintf_r+0x1a6>
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d0c6      	beq.n	800b85c <_svfiprintf_r+0x130>
 800b8ce:	9105      	str	r1, [sp, #20]
 800b8d0:	e7c4      	b.n	800b85c <_svfiprintf_r+0x130>
 800b8d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e7f0      	b.n	800b8be <_svfiprintf_r+0x192>
 800b8dc:	ab03      	add	r3, sp, #12
 800b8de:	9300      	str	r3, [sp, #0]
 800b8e0:	462a      	mov	r2, r5
 800b8e2:	4b0e      	ldr	r3, [pc, #56]	@ (800b91c <_svfiprintf_r+0x1f0>)
 800b8e4:	a904      	add	r1, sp, #16
 800b8e6:	4638      	mov	r0, r7
 800b8e8:	f3af 8000 	nop.w
 800b8ec:	1c42      	adds	r2, r0, #1
 800b8ee:	4606      	mov	r6, r0
 800b8f0:	d1d6      	bne.n	800b8a0 <_svfiprintf_r+0x174>
 800b8f2:	89ab      	ldrh	r3, [r5, #12]
 800b8f4:	065b      	lsls	r3, r3, #25
 800b8f6:	f53f af2d 	bmi.w	800b754 <_svfiprintf_r+0x28>
 800b8fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8fc:	e72c      	b.n	800b758 <_svfiprintf_r+0x2c>
 800b8fe:	ab03      	add	r3, sp, #12
 800b900:	9300      	str	r3, [sp, #0]
 800b902:	462a      	mov	r2, r5
 800b904:	4b05      	ldr	r3, [pc, #20]	@ (800b91c <_svfiprintf_r+0x1f0>)
 800b906:	a904      	add	r1, sp, #16
 800b908:	4638      	mov	r0, r7
 800b90a:	f000 f9bb 	bl	800bc84 <_printf_i>
 800b90e:	e7ed      	b.n	800b8ec <_svfiprintf_r+0x1c0>
 800b910:	0800c62d 	.word	0x0800c62d
 800b914:	0800c637 	.word	0x0800c637
 800b918:	00000000 	.word	0x00000000
 800b91c:	0800b675 	.word	0x0800b675
 800b920:	0800c633 	.word	0x0800c633

0800b924 <__sfputc_r>:
 800b924:	6893      	ldr	r3, [r2, #8]
 800b926:	3b01      	subs	r3, #1
 800b928:	2b00      	cmp	r3, #0
 800b92a:	b410      	push	{r4}
 800b92c:	6093      	str	r3, [r2, #8]
 800b92e:	da08      	bge.n	800b942 <__sfputc_r+0x1e>
 800b930:	6994      	ldr	r4, [r2, #24]
 800b932:	42a3      	cmp	r3, r4
 800b934:	db01      	blt.n	800b93a <__sfputc_r+0x16>
 800b936:	290a      	cmp	r1, #10
 800b938:	d103      	bne.n	800b942 <__sfputc_r+0x1e>
 800b93a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b93e:	f000 bb6b 	b.w	800c018 <__swbuf_r>
 800b942:	6813      	ldr	r3, [r2, #0]
 800b944:	1c58      	adds	r0, r3, #1
 800b946:	6010      	str	r0, [r2, #0]
 800b948:	7019      	strb	r1, [r3, #0]
 800b94a:	4608      	mov	r0, r1
 800b94c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b950:	4770      	bx	lr

0800b952 <__sfputs_r>:
 800b952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b954:	4606      	mov	r6, r0
 800b956:	460f      	mov	r7, r1
 800b958:	4614      	mov	r4, r2
 800b95a:	18d5      	adds	r5, r2, r3
 800b95c:	42ac      	cmp	r4, r5
 800b95e:	d101      	bne.n	800b964 <__sfputs_r+0x12>
 800b960:	2000      	movs	r0, #0
 800b962:	e007      	b.n	800b974 <__sfputs_r+0x22>
 800b964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b968:	463a      	mov	r2, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	f7ff ffda 	bl	800b924 <__sfputc_r>
 800b970:	1c43      	adds	r3, r0, #1
 800b972:	d1f3      	bne.n	800b95c <__sfputs_r+0xa>
 800b974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b978 <_vfiprintf_r>:
 800b978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b97c:	460d      	mov	r5, r1
 800b97e:	b09d      	sub	sp, #116	@ 0x74
 800b980:	4614      	mov	r4, r2
 800b982:	4698      	mov	r8, r3
 800b984:	4606      	mov	r6, r0
 800b986:	b118      	cbz	r0, 800b990 <_vfiprintf_r+0x18>
 800b988:	6a03      	ldr	r3, [r0, #32]
 800b98a:	b90b      	cbnz	r3, 800b990 <_vfiprintf_r+0x18>
 800b98c:	f7ff fbd0 	bl	800b130 <__sinit>
 800b990:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b992:	07d9      	lsls	r1, r3, #31
 800b994:	d405      	bmi.n	800b9a2 <_vfiprintf_r+0x2a>
 800b996:	89ab      	ldrh	r3, [r5, #12]
 800b998:	059a      	lsls	r2, r3, #22
 800b99a:	d402      	bmi.n	800b9a2 <_vfiprintf_r+0x2a>
 800b99c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b99e:	f7ff fd60 	bl	800b462 <__retarget_lock_acquire_recursive>
 800b9a2:	89ab      	ldrh	r3, [r5, #12]
 800b9a4:	071b      	lsls	r3, r3, #28
 800b9a6:	d501      	bpl.n	800b9ac <_vfiprintf_r+0x34>
 800b9a8:	692b      	ldr	r3, [r5, #16]
 800b9aa:	b99b      	cbnz	r3, 800b9d4 <_vfiprintf_r+0x5c>
 800b9ac:	4629      	mov	r1, r5
 800b9ae:	4630      	mov	r0, r6
 800b9b0:	f000 fb70 	bl	800c094 <__swsetup_r>
 800b9b4:	b170      	cbz	r0, 800b9d4 <_vfiprintf_r+0x5c>
 800b9b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9b8:	07dc      	lsls	r4, r3, #31
 800b9ba:	d504      	bpl.n	800b9c6 <_vfiprintf_r+0x4e>
 800b9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c0:	b01d      	add	sp, #116	@ 0x74
 800b9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c6:	89ab      	ldrh	r3, [r5, #12]
 800b9c8:	0598      	lsls	r0, r3, #22
 800b9ca:	d4f7      	bmi.n	800b9bc <_vfiprintf_r+0x44>
 800b9cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9ce:	f7ff fd49 	bl	800b464 <__retarget_lock_release_recursive>
 800b9d2:	e7f3      	b.n	800b9bc <_vfiprintf_r+0x44>
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9d8:	2320      	movs	r3, #32
 800b9da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9e2:	2330      	movs	r3, #48	@ 0x30
 800b9e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb94 <_vfiprintf_r+0x21c>
 800b9e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9ec:	f04f 0901 	mov.w	r9, #1
 800b9f0:	4623      	mov	r3, r4
 800b9f2:	469a      	mov	sl, r3
 800b9f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9f8:	b10a      	cbz	r2, 800b9fe <_vfiprintf_r+0x86>
 800b9fa:	2a25      	cmp	r2, #37	@ 0x25
 800b9fc:	d1f9      	bne.n	800b9f2 <_vfiprintf_r+0x7a>
 800b9fe:	ebba 0b04 	subs.w	fp, sl, r4
 800ba02:	d00b      	beq.n	800ba1c <_vfiprintf_r+0xa4>
 800ba04:	465b      	mov	r3, fp
 800ba06:	4622      	mov	r2, r4
 800ba08:	4629      	mov	r1, r5
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	f7ff ffa1 	bl	800b952 <__sfputs_r>
 800ba10:	3001      	adds	r0, #1
 800ba12:	f000 80a7 	beq.w	800bb64 <_vfiprintf_r+0x1ec>
 800ba16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba18:	445a      	add	r2, fp
 800ba1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 809f 	beq.w	800bb64 <_vfiprintf_r+0x1ec>
 800ba26:	2300      	movs	r3, #0
 800ba28:	f04f 32ff 	mov.w	r2, #4294967295
 800ba2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba30:	f10a 0a01 	add.w	sl, sl, #1
 800ba34:	9304      	str	r3, [sp, #16]
 800ba36:	9307      	str	r3, [sp, #28]
 800ba38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba3e:	4654      	mov	r4, sl
 800ba40:	2205      	movs	r2, #5
 800ba42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba46:	4853      	ldr	r0, [pc, #332]	@ (800bb94 <_vfiprintf_r+0x21c>)
 800ba48:	f7f4 fbc2 	bl	80001d0 <memchr>
 800ba4c:	9a04      	ldr	r2, [sp, #16]
 800ba4e:	b9d8      	cbnz	r0, 800ba88 <_vfiprintf_r+0x110>
 800ba50:	06d1      	lsls	r1, r2, #27
 800ba52:	bf44      	itt	mi
 800ba54:	2320      	movmi	r3, #32
 800ba56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba5a:	0713      	lsls	r3, r2, #28
 800ba5c:	bf44      	itt	mi
 800ba5e:	232b      	movmi	r3, #43	@ 0x2b
 800ba60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba64:	f89a 3000 	ldrb.w	r3, [sl]
 800ba68:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba6a:	d015      	beq.n	800ba98 <_vfiprintf_r+0x120>
 800ba6c:	9a07      	ldr	r2, [sp, #28]
 800ba6e:	4654      	mov	r4, sl
 800ba70:	2000      	movs	r0, #0
 800ba72:	f04f 0c0a 	mov.w	ip, #10
 800ba76:	4621      	mov	r1, r4
 800ba78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba7c:	3b30      	subs	r3, #48	@ 0x30
 800ba7e:	2b09      	cmp	r3, #9
 800ba80:	d94b      	bls.n	800bb1a <_vfiprintf_r+0x1a2>
 800ba82:	b1b0      	cbz	r0, 800bab2 <_vfiprintf_r+0x13a>
 800ba84:	9207      	str	r2, [sp, #28]
 800ba86:	e014      	b.n	800bab2 <_vfiprintf_r+0x13a>
 800ba88:	eba0 0308 	sub.w	r3, r0, r8
 800ba8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ba90:	4313      	orrs	r3, r2
 800ba92:	9304      	str	r3, [sp, #16]
 800ba94:	46a2      	mov	sl, r4
 800ba96:	e7d2      	b.n	800ba3e <_vfiprintf_r+0xc6>
 800ba98:	9b03      	ldr	r3, [sp, #12]
 800ba9a:	1d19      	adds	r1, r3, #4
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	9103      	str	r1, [sp, #12]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	bfbb      	ittet	lt
 800baa4:	425b      	neglt	r3, r3
 800baa6:	f042 0202 	orrlt.w	r2, r2, #2
 800baaa:	9307      	strge	r3, [sp, #28]
 800baac:	9307      	strlt	r3, [sp, #28]
 800baae:	bfb8      	it	lt
 800bab0:	9204      	strlt	r2, [sp, #16]
 800bab2:	7823      	ldrb	r3, [r4, #0]
 800bab4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bab6:	d10a      	bne.n	800bace <_vfiprintf_r+0x156>
 800bab8:	7863      	ldrb	r3, [r4, #1]
 800baba:	2b2a      	cmp	r3, #42	@ 0x2a
 800babc:	d132      	bne.n	800bb24 <_vfiprintf_r+0x1ac>
 800babe:	9b03      	ldr	r3, [sp, #12]
 800bac0:	1d1a      	adds	r2, r3, #4
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	9203      	str	r2, [sp, #12]
 800bac6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800baca:	3402      	adds	r4, #2
 800bacc:	9305      	str	r3, [sp, #20]
 800bace:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bba4 <_vfiprintf_r+0x22c>
 800bad2:	7821      	ldrb	r1, [r4, #0]
 800bad4:	2203      	movs	r2, #3
 800bad6:	4650      	mov	r0, sl
 800bad8:	f7f4 fb7a 	bl	80001d0 <memchr>
 800badc:	b138      	cbz	r0, 800baee <_vfiprintf_r+0x176>
 800bade:	9b04      	ldr	r3, [sp, #16]
 800bae0:	eba0 000a 	sub.w	r0, r0, sl
 800bae4:	2240      	movs	r2, #64	@ 0x40
 800bae6:	4082      	lsls	r2, r0
 800bae8:	4313      	orrs	r3, r2
 800baea:	3401      	adds	r4, #1
 800baec:	9304      	str	r3, [sp, #16]
 800baee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baf2:	4829      	ldr	r0, [pc, #164]	@ (800bb98 <_vfiprintf_r+0x220>)
 800baf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800baf8:	2206      	movs	r2, #6
 800bafa:	f7f4 fb69 	bl	80001d0 <memchr>
 800bafe:	2800      	cmp	r0, #0
 800bb00:	d03f      	beq.n	800bb82 <_vfiprintf_r+0x20a>
 800bb02:	4b26      	ldr	r3, [pc, #152]	@ (800bb9c <_vfiprintf_r+0x224>)
 800bb04:	bb1b      	cbnz	r3, 800bb4e <_vfiprintf_r+0x1d6>
 800bb06:	9b03      	ldr	r3, [sp, #12]
 800bb08:	3307      	adds	r3, #7
 800bb0a:	f023 0307 	bic.w	r3, r3, #7
 800bb0e:	3308      	adds	r3, #8
 800bb10:	9303      	str	r3, [sp, #12]
 800bb12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb14:	443b      	add	r3, r7
 800bb16:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb18:	e76a      	b.n	800b9f0 <_vfiprintf_r+0x78>
 800bb1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb1e:	460c      	mov	r4, r1
 800bb20:	2001      	movs	r0, #1
 800bb22:	e7a8      	b.n	800ba76 <_vfiprintf_r+0xfe>
 800bb24:	2300      	movs	r3, #0
 800bb26:	3401      	adds	r4, #1
 800bb28:	9305      	str	r3, [sp, #20]
 800bb2a:	4619      	mov	r1, r3
 800bb2c:	f04f 0c0a 	mov.w	ip, #10
 800bb30:	4620      	mov	r0, r4
 800bb32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb36:	3a30      	subs	r2, #48	@ 0x30
 800bb38:	2a09      	cmp	r2, #9
 800bb3a:	d903      	bls.n	800bb44 <_vfiprintf_r+0x1cc>
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d0c6      	beq.n	800bace <_vfiprintf_r+0x156>
 800bb40:	9105      	str	r1, [sp, #20]
 800bb42:	e7c4      	b.n	800bace <_vfiprintf_r+0x156>
 800bb44:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb48:	4604      	mov	r4, r0
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e7f0      	b.n	800bb30 <_vfiprintf_r+0x1b8>
 800bb4e:	ab03      	add	r3, sp, #12
 800bb50:	9300      	str	r3, [sp, #0]
 800bb52:	462a      	mov	r2, r5
 800bb54:	4b12      	ldr	r3, [pc, #72]	@ (800bba0 <_vfiprintf_r+0x228>)
 800bb56:	a904      	add	r1, sp, #16
 800bb58:	4630      	mov	r0, r6
 800bb5a:	f3af 8000 	nop.w
 800bb5e:	4607      	mov	r7, r0
 800bb60:	1c78      	adds	r0, r7, #1
 800bb62:	d1d6      	bne.n	800bb12 <_vfiprintf_r+0x19a>
 800bb64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb66:	07d9      	lsls	r1, r3, #31
 800bb68:	d405      	bmi.n	800bb76 <_vfiprintf_r+0x1fe>
 800bb6a:	89ab      	ldrh	r3, [r5, #12]
 800bb6c:	059a      	lsls	r2, r3, #22
 800bb6e:	d402      	bmi.n	800bb76 <_vfiprintf_r+0x1fe>
 800bb70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb72:	f7ff fc77 	bl	800b464 <__retarget_lock_release_recursive>
 800bb76:	89ab      	ldrh	r3, [r5, #12]
 800bb78:	065b      	lsls	r3, r3, #25
 800bb7a:	f53f af1f 	bmi.w	800b9bc <_vfiprintf_r+0x44>
 800bb7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb80:	e71e      	b.n	800b9c0 <_vfiprintf_r+0x48>
 800bb82:	ab03      	add	r3, sp, #12
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	462a      	mov	r2, r5
 800bb88:	4b05      	ldr	r3, [pc, #20]	@ (800bba0 <_vfiprintf_r+0x228>)
 800bb8a:	a904      	add	r1, sp, #16
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	f000 f879 	bl	800bc84 <_printf_i>
 800bb92:	e7e4      	b.n	800bb5e <_vfiprintf_r+0x1e6>
 800bb94:	0800c62d 	.word	0x0800c62d
 800bb98:	0800c637 	.word	0x0800c637
 800bb9c:	00000000 	.word	0x00000000
 800bba0:	0800b953 	.word	0x0800b953
 800bba4:	0800c633 	.word	0x0800c633

0800bba8 <_printf_common>:
 800bba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbac:	4616      	mov	r6, r2
 800bbae:	4698      	mov	r8, r3
 800bbb0:	688a      	ldr	r2, [r1, #8]
 800bbb2:	690b      	ldr	r3, [r1, #16]
 800bbb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	bfb8      	it	lt
 800bbbc:	4613      	movlt	r3, r2
 800bbbe:	6033      	str	r3, [r6, #0]
 800bbc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbc4:	4607      	mov	r7, r0
 800bbc6:	460c      	mov	r4, r1
 800bbc8:	b10a      	cbz	r2, 800bbce <_printf_common+0x26>
 800bbca:	3301      	adds	r3, #1
 800bbcc:	6033      	str	r3, [r6, #0]
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	0699      	lsls	r1, r3, #26
 800bbd2:	bf42      	ittt	mi
 800bbd4:	6833      	ldrmi	r3, [r6, #0]
 800bbd6:	3302      	addmi	r3, #2
 800bbd8:	6033      	strmi	r3, [r6, #0]
 800bbda:	6825      	ldr	r5, [r4, #0]
 800bbdc:	f015 0506 	ands.w	r5, r5, #6
 800bbe0:	d106      	bne.n	800bbf0 <_printf_common+0x48>
 800bbe2:	f104 0a19 	add.w	sl, r4, #25
 800bbe6:	68e3      	ldr	r3, [r4, #12]
 800bbe8:	6832      	ldr	r2, [r6, #0]
 800bbea:	1a9b      	subs	r3, r3, r2
 800bbec:	42ab      	cmp	r3, r5
 800bbee:	dc26      	bgt.n	800bc3e <_printf_common+0x96>
 800bbf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bbf4:	6822      	ldr	r2, [r4, #0]
 800bbf6:	3b00      	subs	r3, #0
 800bbf8:	bf18      	it	ne
 800bbfa:	2301      	movne	r3, #1
 800bbfc:	0692      	lsls	r2, r2, #26
 800bbfe:	d42b      	bmi.n	800bc58 <_printf_common+0xb0>
 800bc00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc04:	4641      	mov	r1, r8
 800bc06:	4638      	mov	r0, r7
 800bc08:	47c8      	blx	r9
 800bc0a:	3001      	adds	r0, #1
 800bc0c:	d01e      	beq.n	800bc4c <_printf_common+0xa4>
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	6922      	ldr	r2, [r4, #16]
 800bc12:	f003 0306 	and.w	r3, r3, #6
 800bc16:	2b04      	cmp	r3, #4
 800bc18:	bf02      	ittt	eq
 800bc1a:	68e5      	ldreq	r5, [r4, #12]
 800bc1c:	6833      	ldreq	r3, [r6, #0]
 800bc1e:	1aed      	subeq	r5, r5, r3
 800bc20:	68a3      	ldr	r3, [r4, #8]
 800bc22:	bf0c      	ite	eq
 800bc24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc28:	2500      	movne	r5, #0
 800bc2a:	4293      	cmp	r3, r2
 800bc2c:	bfc4      	itt	gt
 800bc2e:	1a9b      	subgt	r3, r3, r2
 800bc30:	18ed      	addgt	r5, r5, r3
 800bc32:	2600      	movs	r6, #0
 800bc34:	341a      	adds	r4, #26
 800bc36:	42b5      	cmp	r5, r6
 800bc38:	d11a      	bne.n	800bc70 <_printf_common+0xc8>
 800bc3a:	2000      	movs	r0, #0
 800bc3c:	e008      	b.n	800bc50 <_printf_common+0xa8>
 800bc3e:	2301      	movs	r3, #1
 800bc40:	4652      	mov	r2, sl
 800bc42:	4641      	mov	r1, r8
 800bc44:	4638      	mov	r0, r7
 800bc46:	47c8      	blx	r9
 800bc48:	3001      	adds	r0, #1
 800bc4a:	d103      	bne.n	800bc54 <_printf_common+0xac>
 800bc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc54:	3501      	adds	r5, #1
 800bc56:	e7c6      	b.n	800bbe6 <_printf_common+0x3e>
 800bc58:	18e1      	adds	r1, r4, r3
 800bc5a:	1c5a      	adds	r2, r3, #1
 800bc5c:	2030      	movs	r0, #48	@ 0x30
 800bc5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc62:	4422      	add	r2, r4
 800bc64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc6c:	3302      	adds	r3, #2
 800bc6e:	e7c7      	b.n	800bc00 <_printf_common+0x58>
 800bc70:	2301      	movs	r3, #1
 800bc72:	4622      	mov	r2, r4
 800bc74:	4641      	mov	r1, r8
 800bc76:	4638      	mov	r0, r7
 800bc78:	47c8      	blx	r9
 800bc7a:	3001      	adds	r0, #1
 800bc7c:	d0e6      	beq.n	800bc4c <_printf_common+0xa4>
 800bc7e:	3601      	adds	r6, #1
 800bc80:	e7d9      	b.n	800bc36 <_printf_common+0x8e>
	...

0800bc84 <_printf_i>:
 800bc84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc88:	7e0f      	ldrb	r7, [r1, #24]
 800bc8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc8c:	2f78      	cmp	r7, #120	@ 0x78
 800bc8e:	4691      	mov	r9, r2
 800bc90:	4680      	mov	r8, r0
 800bc92:	460c      	mov	r4, r1
 800bc94:	469a      	mov	sl, r3
 800bc96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc9a:	d807      	bhi.n	800bcac <_printf_i+0x28>
 800bc9c:	2f62      	cmp	r7, #98	@ 0x62
 800bc9e:	d80a      	bhi.n	800bcb6 <_printf_i+0x32>
 800bca0:	2f00      	cmp	r7, #0
 800bca2:	f000 80d1 	beq.w	800be48 <_printf_i+0x1c4>
 800bca6:	2f58      	cmp	r7, #88	@ 0x58
 800bca8:	f000 80b8 	beq.w	800be1c <_printf_i+0x198>
 800bcac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcb4:	e03a      	b.n	800bd2c <_printf_i+0xa8>
 800bcb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcba:	2b15      	cmp	r3, #21
 800bcbc:	d8f6      	bhi.n	800bcac <_printf_i+0x28>
 800bcbe:	a101      	add	r1, pc, #4	@ (adr r1, 800bcc4 <_printf_i+0x40>)
 800bcc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bcc4:	0800bd1d 	.word	0x0800bd1d
 800bcc8:	0800bd31 	.word	0x0800bd31
 800bccc:	0800bcad 	.word	0x0800bcad
 800bcd0:	0800bcad 	.word	0x0800bcad
 800bcd4:	0800bcad 	.word	0x0800bcad
 800bcd8:	0800bcad 	.word	0x0800bcad
 800bcdc:	0800bd31 	.word	0x0800bd31
 800bce0:	0800bcad 	.word	0x0800bcad
 800bce4:	0800bcad 	.word	0x0800bcad
 800bce8:	0800bcad 	.word	0x0800bcad
 800bcec:	0800bcad 	.word	0x0800bcad
 800bcf0:	0800be2f 	.word	0x0800be2f
 800bcf4:	0800bd5b 	.word	0x0800bd5b
 800bcf8:	0800bde9 	.word	0x0800bde9
 800bcfc:	0800bcad 	.word	0x0800bcad
 800bd00:	0800bcad 	.word	0x0800bcad
 800bd04:	0800be51 	.word	0x0800be51
 800bd08:	0800bcad 	.word	0x0800bcad
 800bd0c:	0800bd5b 	.word	0x0800bd5b
 800bd10:	0800bcad 	.word	0x0800bcad
 800bd14:	0800bcad 	.word	0x0800bcad
 800bd18:	0800bdf1 	.word	0x0800bdf1
 800bd1c:	6833      	ldr	r3, [r6, #0]
 800bd1e:	1d1a      	adds	r2, r3, #4
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	6032      	str	r2, [r6, #0]
 800bd24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	e09c      	b.n	800be6a <_printf_i+0x1e6>
 800bd30:	6833      	ldr	r3, [r6, #0]
 800bd32:	6820      	ldr	r0, [r4, #0]
 800bd34:	1d19      	adds	r1, r3, #4
 800bd36:	6031      	str	r1, [r6, #0]
 800bd38:	0606      	lsls	r6, r0, #24
 800bd3a:	d501      	bpl.n	800bd40 <_printf_i+0xbc>
 800bd3c:	681d      	ldr	r5, [r3, #0]
 800bd3e:	e003      	b.n	800bd48 <_printf_i+0xc4>
 800bd40:	0645      	lsls	r5, r0, #25
 800bd42:	d5fb      	bpl.n	800bd3c <_printf_i+0xb8>
 800bd44:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd48:	2d00      	cmp	r5, #0
 800bd4a:	da03      	bge.n	800bd54 <_printf_i+0xd0>
 800bd4c:	232d      	movs	r3, #45	@ 0x2d
 800bd4e:	426d      	negs	r5, r5
 800bd50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd54:	4858      	ldr	r0, [pc, #352]	@ (800beb8 <_printf_i+0x234>)
 800bd56:	230a      	movs	r3, #10
 800bd58:	e011      	b.n	800bd7e <_printf_i+0xfa>
 800bd5a:	6821      	ldr	r1, [r4, #0]
 800bd5c:	6833      	ldr	r3, [r6, #0]
 800bd5e:	0608      	lsls	r0, r1, #24
 800bd60:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd64:	d402      	bmi.n	800bd6c <_printf_i+0xe8>
 800bd66:	0649      	lsls	r1, r1, #25
 800bd68:	bf48      	it	mi
 800bd6a:	b2ad      	uxthmi	r5, r5
 800bd6c:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd6e:	4852      	ldr	r0, [pc, #328]	@ (800beb8 <_printf_i+0x234>)
 800bd70:	6033      	str	r3, [r6, #0]
 800bd72:	bf14      	ite	ne
 800bd74:	230a      	movne	r3, #10
 800bd76:	2308      	moveq	r3, #8
 800bd78:	2100      	movs	r1, #0
 800bd7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd7e:	6866      	ldr	r6, [r4, #4]
 800bd80:	60a6      	str	r6, [r4, #8]
 800bd82:	2e00      	cmp	r6, #0
 800bd84:	db05      	blt.n	800bd92 <_printf_i+0x10e>
 800bd86:	6821      	ldr	r1, [r4, #0]
 800bd88:	432e      	orrs	r6, r5
 800bd8a:	f021 0104 	bic.w	r1, r1, #4
 800bd8e:	6021      	str	r1, [r4, #0]
 800bd90:	d04b      	beq.n	800be2a <_printf_i+0x1a6>
 800bd92:	4616      	mov	r6, r2
 800bd94:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd98:	fb03 5711 	mls	r7, r3, r1, r5
 800bd9c:	5dc7      	ldrb	r7, [r0, r7]
 800bd9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bda2:	462f      	mov	r7, r5
 800bda4:	42bb      	cmp	r3, r7
 800bda6:	460d      	mov	r5, r1
 800bda8:	d9f4      	bls.n	800bd94 <_printf_i+0x110>
 800bdaa:	2b08      	cmp	r3, #8
 800bdac:	d10b      	bne.n	800bdc6 <_printf_i+0x142>
 800bdae:	6823      	ldr	r3, [r4, #0]
 800bdb0:	07df      	lsls	r7, r3, #31
 800bdb2:	d508      	bpl.n	800bdc6 <_printf_i+0x142>
 800bdb4:	6923      	ldr	r3, [r4, #16]
 800bdb6:	6861      	ldr	r1, [r4, #4]
 800bdb8:	4299      	cmp	r1, r3
 800bdba:	bfde      	ittt	le
 800bdbc:	2330      	movle	r3, #48	@ 0x30
 800bdbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bdc6:	1b92      	subs	r2, r2, r6
 800bdc8:	6122      	str	r2, [r4, #16]
 800bdca:	f8cd a000 	str.w	sl, [sp]
 800bdce:	464b      	mov	r3, r9
 800bdd0:	aa03      	add	r2, sp, #12
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	4640      	mov	r0, r8
 800bdd6:	f7ff fee7 	bl	800bba8 <_printf_common>
 800bdda:	3001      	adds	r0, #1
 800bddc:	d14a      	bne.n	800be74 <_printf_i+0x1f0>
 800bdde:	f04f 30ff 	mov.w	r0, #4294967295
 800bde2:	b004      	add	sp, #16
 800bde4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bde8:	6823      	ldr	r3, [r4, #0]
 800bdea:	f043 0320 	orr.w	r3, r3, #32
 800bdee:	6023      	str	r3, [r4, #0]
 800bdf0:	4832      	ldr	r0, [pc, #200]	@ (800bebc <_printf_i+0x238>)
 800bdf2:	2778      	movs	r7, #120	@ 0x78
 800bdf4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bdf8:	6823      	ldr	r3, [r4, #0]
 800bdfa:	6831      	ldr	r1, [r6, #0]
 800bdfc:	061f      	lsls	r7, r3, #24
 800bdfe:	f851 5b04 	ldr.w	r5, [r1], #4
 800be02:	d402      	bmi.n	800be0a <_printf_i+0x186>
 800be04:	065f      	lsls	r7, r3, #25
 800be06:	bf48      	it	mi
 800be08:	b2ad      	uxthmi	r5, r5
 800be0a:	6031      	str	r1, [r6, #0]
 800be0c:	07d9      	lsls	r1, r3, #31
 800be0e:	bf44      	itt	mi
 800be10:	f043 0320 	orrmi.w	r3, r3, #32
 800be14:	6023      	strmi	r3, [r4, #0]
 800be16:	b11d      	cbz	r5, 800be20 <_printf_i+0x19c>
 800be18:	2310      	movs	r3, #16
 800be1a:	e7ad      	b.n	800bd78 <_printf_i+0xf4>
 800be1c:	4826      	ldr	r0, [pc, #152]	@ (800beb8 <_printf_i+0x234>)
 800be1e:	e7e9      	b.n	800bdf4 <_printf_i+0x170>
 800be20:	6823      	ldr	r3, [r4, #0]
 800be22:	f023 0320 	bic.w	r3, r3, #32
 800be26:	6023      	str	r3, [r4, #0]
 800be28:	e7f6      	b.n	800be18 <_printf_i+0x194>
 800be2a:	4616      	mov	r6, r2
 800be2c:	e7bd      	b.n	800bdaa <_printf_i+0x126>
 800be2e:	6833      	ldr	r3, [r6, #0]
 800be30:	6825      	ldr	r5, [r4, #0]
 800be32:	6961      	ldr	r1, [r4, #20]
 800be34:	1d18      	adds	r0, r3, #4
 800be36:	6030      	str	r0, [r6, #0]
 800be38:	062e      	lsls	r6, r5, #24
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	d501      	bpl.n	800be42 <_printf_i+0x1be>
 800be3e:	6019      	str	r1, [r3, #0]
 800be40:	e002      	b.n	800be48 <_printf_i+0x1c4>
 800be42:	0668      	lsls	r0, r5, #25
 800be44:	d5fb      	bpl.n	800be3e <_printf_i+0x1ba>
 800be46:	8019      	strh	r1, [r3, #0]
 800be48:	2300      	movs	r3, #0
 800be4a:	6123      	str	r3, [r4, #16]
 800be4c:	4616      	mov	r6, r2
 800be4e:	e7bc      	b.n	800bdca <_printf_i+0x146>
 800be50:	6833      	ldr	r3, [r6, #0]
 800be52:	1d1a      	adds	r2, r3, #4
 800be54:	6032      	str	r2, [r6, #0]
 800be56:	681e      	ldr	r6, [r3, #0]
 800be58:	6862      	ldr	r2, [r4, #4]
 800be5a:	2100      	movs	r1, #0
 800be5c:	4630      	mov	r0, r6
 800be5e:	f7f4 f9b7 	bl	80001d0 <memchr>
 800be62:	b108      	cbz	r0, 800be68 <_printf_i+0x1e4>
 800be64:	1b80      	subs	r0, r0, r6
 800be66:	6060      	str	r0, [r4, #4]
 800be68:	6863      	ldr	r3, [r4, #4]
 800be6a:	6123      	str	r3, [r4, #16]
 800be6c:	2300      	movs	r3, #0
 800be6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be72:	e7aa      	b.n	800bdca <_printf_i+0x146>
 800be74:	6923      	ldr	r3, [r4, #16]
 800be76:	4632      	mov	r2, r6
 800be78:	4649      	mov	r1, r9
 800be7a:	4640      	mov	r0, r8
 800be7c:	47d0      	blx	sl
 800be7e:	3001      	adds	r0, #1
 800be80:	d0ad      	beq.n	800bdde <_printf_i+0x15a>
 800be82:	6823      	ldr	r3, [r4, #0]
 800be84:	079b      	lsls	r3, r3, #30
 800be86:	d413      	bmi.n	800beb0 <_printf_i+0x22c>
 800be88:	68e0      	ldr	r0, [r4, #12]
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	4298      	cmp	r0, r3
 800be8e:	bfb8      	it	lt
 800be90:	4618      	movlt	r0, r3
 800be92:	e7a6      	b.n	800bde2 <_printf_i+0x15e>
 800be94:	2301      	movs	r3, #1
 800be96:	4632      	mov	r2, r6
 800be98:	4649      	mov	r1, r9
 800be9a:	4640      	mov	r0, r8
 800be9c:	47d0      	blx	sl
 800be9e:	3001      	adds	r0, #1
 800bea0:	d09d      	beq.n	800bdde <_printf_i+0x15a>
 800bea2:	3501      	adds	r5, #1
 800bea4:	68e3      	ldr	r3, [r4, #12]
 800bea6:	9903      	ldr	r1, [sp, #12]
 800bea8:	1a5b      	subs	r3, r3, r1
 800beaa:	42ab      	cmp	r3, r5
 800beac:	dcf2      	bgt.n	800be94 <_printf_i+0x210>
 800beae:	e7eb      	b.n	800be88 <_printf_i+0x204>
 800beb0:	2500      	movs	r5, #0
 800beb2:	f104 0619 	add.w	r6, r4, #25
 800beb6:	e7f5      	b.n	800bea4 <_printf_i+0x220>
 800beb8:	0800c63e 	.word	0x0800c63e
 800bebc:	0800c64f 	.word	0x0800c64f

0800bec0 <__sflush_r>:
 800bec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bec8:	0716      	lsls	r6, r2, #28
 800beca:	4605      	mov	r5, r0
 800becc:	460c      	mov	r4, r1
 800bece:	d454      	bmi.n	800bf7a <__sflush_r+0xba>
 800bed0:	684b      	ldr	r3, [r1, #4]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	dc02      	bgt.n	800bedc <__sflush_r+0x1c>
 800bed6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bed8:	2b00      	cmp	r3, #0
 800beda:	dd48      	ble.n	800bf6e <__sflush_r+0xae>
 800bedc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bede:	2e00      	cmp	r6, #0
 800bee0:	d045      	beq.n	800bf6e <__sflush_r+0xae>
 800bee2:	2300      	movs	r3, #0
 800bee4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bee8:	682f      	ldr	r7, [r5, #0]
 800beea:	6a21      	ldr	r1, [r4, #32]
 800beec:	602b      	str	r3, [r5, #0]
 800beee:	d030      	beq.n	800bf52 <__sflush_r+0x92>
 800bef0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bef2:	89a3      	ldrh	r3, [r4, #12]
 800bef4:	0759      	lsls	r1, r3, #29
 800bef6:	d505      	bpl.n	800bf04 <__sflush_r+0x44>
 800bef8:	6863      	ldr	r3, [r4, #4]
 800befa:	1ad2      	subs	r2, r2, r3
 800befc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800befe:	b10b      	cbz	r3, 800bf04 <__sflush_r+0x44>
 800bf00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf02:	1ad2      	subs	r2, r2, r3
 800bf04:	2300      	movs	r3, #0
 800bf06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf08:	6a21      	ldr	r1, [r4, #32]
 800bf0a:	4628      	mov	r0, r5
 800bf0c:	47b0      	blx	r6
 800bf0e:	1c43      	adds	r3, r0, #1
 800bf10:	89a3      	ldrh	r3, [r4, #12]
 800bf12:	d106      	bne.n	800bf22 <__sflush_r+0x62>
 800bf14:	6829      	ldr	r1, [r5, #0]
 800bf16:	291d      	cmp	r1, #29
 800bf18:	d82b      	bhi.n	800bf72 <__sflush_r+0xb2>
 800bf1a:	4a2a      	ldr	r2, [pc, #168]	@ (800bfc4 <__sflush_r+0x104>)
 800bf1c:	40ca      	lsrs	r2, r1
 800bf1e:	07d6      	lsls	r6, r2, #31
 800bf20:	d527      	bpl.n	800bf72 <__sflush_r+0xb2>
 800bf22:	2200      	movs	r2, #0
 800bf24:	6062      	str	r2, [r4, #4]
 800bf26:	04d9      	lsls	r1, r3, #19
 800bf28:	6922      	ldr	r2, [r4, #16]
 800bf2a:	6022      	str	r2, [r4, #0]
 800bf2c:	d504      	bpl.n	800bf38 <__sflush_r+0x78>
 800bf2e:	1c42      	adds	r2, r0, #1
 800bf30:	d101      	bne.n	800bf36 <__sflush_r+0x76>
 800bf32:	682b      	ldr	r3, [r5, #0]
 800bf34:	b903      	cbnz	r3, 800bf38 <__sflush_r+0x78>
 800bf36:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf3a:	602f      	str	r7, [r5, #0]
 800bf3c:	b1b9      	cbz	r1, 800bf6e <__sflush_r+0xae>
 800bf3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf42:	4299      	cmp	r1, r3
 800bf44:	d002      	beq.n	800bf4c <__sflush_r+0x8c>
 800bf46:	4628      	mov	r0, r5
 800bf48:	f7ff fa9c 	bl	800b484 <_free_r>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf50:	e00d      	b.n	800bf6e <__sflush_r+0xae>
 800bf52:	2301      	movs	r3, #1
 800bf54:	4628      	mov	r0, r5
 800bf56:	47b0      	blx	r6
 800bf58:	4602      	mov	r2, r0
 800bf5a:	1c50      	adds	r0, r2, #1
 800bf5c:	d1c9      	bne.n	800bef2 <__sflush_r+0x32>
 800bf5e:	682b      	ldr	r3, [r5, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d0c6      	beq.n	800bef2 <__sflush_r+0x32>
 800bf64:	2b1d      	cmp	r3, #29
 800bf66:	d001      	beq.n	800bf6c <__sflush_r+0xac>
 800bf68:	2b16      	cmp	r3, #22
 800bf6a:	d11e      	bne.n	800bfaa <__sflush_r+0xea>
 800bf6c:	602f      	str	r7, [r5, #0]
 800bf6e:	2000      	movs	r0, #0
 800bf70:	e022      	b.n	800bfb8 <__sflush_r+0xf8>
 800bf72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf76:	b21b      	sxth	r3, r3
 800bf78:	e01b      	b.n	800bfb2 <__sflush_r+0xf2>
 800bf7a:	690f      	ldr	r7, [r1, #16]
 800bf7c:	2f00      	cmp	r7, #0
 800bf7e:	d0f6      	beq.n	800bf6e <__sflush_r+0xae>
 800bf80:	0793      	lsls	r3, r2, #30
 800bf82:	680e      	ldr	r6, [r1, #0]
 800bf84:	bf08      	it	eq
 800bf86:	694b      	ldreq	r3, [r1, #20]
 800bf88:	600f      	str	r7, [r1, #0]
 800bf8a:	bf18      	it	ne
 800bf8c:	2300      	movne	r3, #0
 800bf8e:	eba6 0807 	sub.w	r8, r6, r7
 800bf92:	608b      	str	r3, [r1, #8]
 800bf94:	f1b8 0f00 	cmp.w	r8, #0
 800bf98:	dde9      	ble.n	800bf6e <__sflush_r+0xae>
 800bf9a:	6a21      	ldr	r1, [r4, #32]
 800bf9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bf9e:	4643      	mov	r3, r8
 800bfa0:	463a      	mov	r2, r7
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	47b0      	blx	r6
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	dc08      	bgt.n	800bfbc <__sflush_r+0xfc>
 800bfaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfb2:	81a3      	strh	r3, [r4, #12]
 800bfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfbc:	4407      	add	r7, r0
 800bfbe:	eba8 0800 	sub.w	r8, r8, r0
 800bfc2:	e7e7      	b.n	800bf94 <__sflush_r+0xd4>
 800bfc4:	20400001 	.word	0x20400001

0800bfc8 <_fflush_r>:
 800bfc8:	b538      	push	{r3, r4, r5, lr}
 800bfca:	690b      	ldr	r3, [r1, #16]
 800bfcc:	4605      	mov	r5, r0
 800bfce:	460c      	mov	r4, r1
 800bfd0:	b913      	cbnz	r3, 800bfd8 <_fflush_r+0x10>
 800bfd2:	2500      	movs	r5, #0
 800bfd4:	4628      	mov	r0, r5
 800bfd6:	bd38      	pop	{r3, r4, r5, pc}
 800bfd8:	b118      	cbz	r0, 800bfe2 <_fflush_r+0x1a>
 800bfda:	6a03      	ldr	r3, [r0, #32]
 800bfdc:	b90b      	cbnz	r3, 800bfe2 <_fflush_r+0x1a>
 800bfde:	f7ff f8a7 	bl	800b130 <__sinit>
 800bfe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d0f3      	beq.n	800bfd2 <_fflush_r+0xa>
 800bfea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bfec:	07d0      	lsls	r0, r2, #31
 800bfee:	d404      	bmi.n	800bffa <_fflush_r+0x32>
 800bff0:	0599      	lsls	r1, r3, #22
 800bff2:	d402      	bmi.n	800bffa <_fflush_r+0x32>
 800bff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bff6:	f7ff fa34 	bl	800b462 <__retarget_lock_acquire_recursive>
 800bffa:	4628      	mov	r0, r5
 800bffc:	4621      	mov	r1, r4
 800bffe:	f7ff ff5f 	bl	800bec0 <__sflush_r>
 800c002:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c004:	07da      	lsls	r2, r3, #31
 800c006:	4605      	mov	r5, r0
 800c008:	d4e4      	bmi.n	800bfd4 <_fflush_r+0xc>
 800c00a:	89a3      	ldrh	r3, [r4, #12]
 800c00c:	059b      	lsls	r3, r3, #22
 800c00e:	d4e1      	bmi.n	800bfd4 <_fflush_r+0xc>
 800c010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c012:	f7ff fa27 	bl	800b464 <__retarget_lock_release_recursive>
 800c016:	e7dd      	b.n	800bfd4 <_fflush_r+0xc>

0800c018 <__swbuf_r>:
 800c018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01a:	460e      	mov	r6, r1
 800c01c:	4614      	mov	r4, r2
 800c01e:	4605      	mov	r5, r0
 800c020:	b118      	cbz	r0, 800c02a <__swbuf_r+0x12>
 800c022:	6a03      	ldr	r3, [r0, #32]
 800c024:	b90b      	cbnz	r3, 800c02a <__swbuf_r+0x12>
 800c026:	f7ff f883 	bl	800b130 <__sinit>
 800c02a:	69a3      	ldr	r3, [r4, #24]
 800c02c:	60a3      	str	r3, [r4, #8]
 800c02e:	89a3      	ldrh	r3, [r4, #12]
 800c030:	071a      	lsls	r2, r3, #28
 800c032:	d501      	bpl.n	800c038 <__swbuf_r+0x20>
 800c034:	6923      	ldr	r3, [r4, #16]
 800c036:	b943      	cbnz	r3, 800c04a <__swbuf_r+0x32>
 800c038:	4621      	mov	r1, r4
 800c03a:	4628      	mov	r0, r5
 800c03c:	f000 f82a 	bl	800c094 <__swsetup_r>
 800c040:	b118      	cbz	r0, 800c04a <__swbuf_r+0x32>
 800c042:	f04f 37ff 	mov.w	r7, #4294967295
 800c046:	4638      	mov	r0, r7
 800c048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c04a:	6823      	ldr	r3, [r4, #0]
 800c04c:	6922      	ldr	r2, [r4, #16]
 800c04e:	1a98      	subs	r0, r3, r2
 800c050:	6963      	ldr	r3, [r4, #20]
 800c052:	b2f6      	uxtb	r6, r6
 800c054:	4283      	cmp	r3, r0
 800c056:	4637      	mov	r7, r6
 800c058:	dc05      	bgt.n	800c066 <__swbuf_r+0x4e>
 800c05a:	4621      	mov	r1, r4
 800c05c:	4628      	mov	r0, r5
 800c05e:	f7ff ffb3 	bl	800bfc8 <_fflush_r>
 800c062:	2800      	cmp	r0, #0
 800c064:	d1ed      	bne.n	800c042 <__swbuf_r+0x2a>
 800c066:	68a3      	ldr	r3, [r4, #8]
 800c068:	3b01      	subs	r3, #1
 800c06a:	60a3      	str	r3, [r4, #8]
 800c06c:	6823      	ldr	r3, [r4, #0]
 800c06e:	1c5a      	adds	r2, r3, #1
 800c070:	6022      	str	r2, [r4, #0]
 800c072:	701e      	strb	r6, [r3, #0]
 800c074:	6962      	ldr	r2, [r4, #20]
 800c076:	1c43      	adds	r3, r0, #1
 800c078:	429a      	cmp	r2, r3
 800c07a:	d004      	beq.n	800c086 <__swbuf_r+0x6e>
 800c07c:	89a3      	ldrh	r3, [r4, #12]
 800c07e:	07db      	lsls	r3, r3, #31
 800c080:	d5e1      	bpl.n	800c046 <__swbuf_r+0x2e>
 800c082:	2e0a      	cmp	r6, #10
 800c084:	d1df      	bne.n	800c046 <__swbuf_r+0x2e>
 800c086:	4621      	mov	r1, r4
 800c088:	4628      	mov	r0, r5
 800c08a:	f7ff ff9d 	bl	800bfc8 <_fflush_r>
 800c08e:	2800      	cmp	r0, #0
 800c090:	d0d9      	beq.n	800c046 <__swbuf_r+0x2e>
 800c092:	e7d6      	b.n	800c042 <__swbuf_r+0x2a>

0800c094 <__swsetup_r>:
 800c094:	b538      	push	{r3, r4, r5, lr}
 800c096:	4b29      	ldr	r3, [pc, #164]	@ (800c13c <__swsetup_r+0xa8>)
 800c098:	4605      	mov	r5, r0
 800c09a:	6818      	ldr	r0, [r3, #0]
 800c09c:	460c      	mov	r4, r1
 800c09e:	b118      	cbz	r0, 800c0a8 <__swsetup_r+0x14>
 800c0a0:	6a03      	ldr	r3, [r0, #32]
 800c0a2:	b90b      	cbnz	r3, 800c0a8 <__swsetup_r+0x14>
 800c0a4:	f7ff f844 	bl	800b130 <__sinit>
 800c0a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ac:	0719      	lsls	r1, r3, #28
 800c0ae:	d422      	bmi.n	800c0f6 <__swsetup_r+0x62>
 800c0b0:	06da      	lsls	r2, r3, #27
 800c0b2:	d407      	bmi.n	800c0c4 <__swsetup_r+0x30>
 800c0b4:	2209      	movs	r2, #9
 800c0b6:	602a      	str	r2, [r5, #0]
 800c0b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0bc:	81a3      	strh	r3, [r4, #12]
 800c0be:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c2:	e033      	b.n	800c12c <__swsetup_r+0x98>
 800c0c4:	0758      	lsls	r0, r3, #29
 800c0c6:	d512      	bpl.n	800c0ee <__swsetup_r+0x5a>
 800c0c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0ca:	b141      	cbz	r1, 800c0de <__swsetup_r+0x4a>
 800c0cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0d0:	4299      	cmp	r1, r3
 800c0d2:	d002      	beq.n	800c0da <__swsetup_r+0x46>
 800c0d4:	4628      	mov	r0, r5
 800c0d6:	f7ff f9d5 	bl	800b484 <_free_r>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0e4:	81a3      	strh	r3, [r4, #12]
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	6063      	str	r3, [r4, #4]
 800c0ea:	6923      	ldr	r3, [r4, #16]
 800c0ec:	6023      	str	r3, [r4, #0]
 800c0ee:	89a3      	ldrh	r3, [r4, #12]
 800c0f0:	f043 0308 	orr.w	r3, r3, #8
 800c0f4:	81a3      	strh	r3, [r4, #12]
 800c0f6:	6923      	ldr	r3, [r4, #16]
 800c0f8:	b94b      	cbnz	r3, 800c10e <__swsetup_r+0x7a>
 800c0fa:	89a3      	ldrh	r3, [r4, #12]
 800c0fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c104:	d003      	beq.n	800c10e <__swsetup_r+0x7a>
 800c106:	4621      	mov	r1, r4
 800c108:	4628      	mov	r0, r5
 800c10a:	f000 f897 	bl	800c23c <__smakebuf_r>
 800c10e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c112:	f013 0201 	ands.w	r2, r3, #1
 800c116:	d00a      	beq.n	800c12e <__swsetup_r+0x9a>
 800c118:	2200      	movs	r2, #0
 800c11a:	60a2      	str	r2, [r4, #8]
 800c11c:	6962      	ldr	r2, [r4, #20]
 800c11e:	4252      	negs	r2, r2
 800c120:	61a2      	str	r2, [r4, #24]
 800c122:	6922      	ldr	r2, [r4, #16]
 800c124:	b942      	cbnz	r2, 800c138 <__swsetup_r+0xa4>
 800c126:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c12a:	d1c5      	bne.n	800c0b8 <__swsetup_r+0x24>
 800c12c:	bd38      	pop	{r3, r4, r5, pc}
 800c12e:	0799      	lsls	r1, r3, #30
 800c130:	bf58      	it	pl
 800c132:	6962      	ldrpl	r2, [r4, #20]
 800c134:	60a2      	str	r2, [r4, #8]
 800c136:	e7f4      	b.n	800c122 <__swsetup_r+0x8e>
 800c138:	2000      	movs	r0, #0
 800c13a:	e7f7      	b.n	800c12c <__swsetup_r+0x98>
 800c13c:	2000001c 	.word	0x2000001c

0800c140 <memmove>:
 800c140:	4288      	cmp	r0, r1
 800c142:	b510      	push	{r4, lr}
 800c144:	eb01 0402 	add.w	r4, r1, r2
 800c148:	d902      	bls.n	800c150 <memmove+0x10>
 800c14a:	4284      	cmp	r4, r0
 800c14c:	4623      	mov	r3, r4
 800c14e:	d807      	bhi.n	800c160 <memmove+0x20>
 800c150:	1e43      	subs	r3, r0, #1
 800c152:	42a1      	cmp	r1, r4
 800c154:	d008      	beq.n	800c168 <memmove+0x28>
 800c156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c15a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c15e:	e7f8      	b.n	800c152 <memmove+0x12>
 800c160:	4402      	add	r2, r0
 800c162:	4601      	mov	r1, r0
 800c164:	428a      	cmp	r2, r1
 800c166:	d100      	bne.n	800c16a <memmove+0x2a>
 800c168:	bd10      	pop	{r4, pc}
 800c16a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c16e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c172:	e7f7      	b.n	800c164 <memmove+0x24>

0800c174 <_sbrk_r>:
 800c174:	b538      	push	{r3, r4, r5, lr}
 800c176:	4d06      	ldr	r5, [pc, #24]	@ (800c190 <_sbrk_r+0x1c>)
 800c178:	2300      	movs	r3, #0
 800c17a:	4604      	mov	r4, r0
 800c17c:	4608      	mov	r0, r1
 800c17e:	602b      	str	r3, [r5, #0]
 800c180:	f7f5 fee4 	bl	8001f4c <_sbrk>
 800c184:	1c43      	adds	r3, r0, #1
 800c186:	d102      	bne.n	800c18e <_sbrk_r+0x1a>
 800c188:	682b      	ldr	r3, [r5, #0]
 800c18a:	b103      	cbz	r3, 800c18e <_sbrk_r+0x1a>
 800c18c:	6023      	str	r3, [r4, #0]
 800c18e:	bd38      	pop	{r3, r4, r5, pc}
 800c190:	200034f4 	.word	0x200034f4

0800c194 <_realloc_r>:
 800c194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c198:	4607      	mov	r7, r0
 800c19a:	4614      	mov	r4, r2
 800c19c:	460d      	mov	r5, r1
 800c19e:	b921      	cbnz	r1, 800c1aa <_realloc_r+0x16>
 800c1a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1a4:	4611      	mov	r1, r2
 800c1a6:	f7ff b9d9 	b.w	800b55c <_malloc_r>
 800c1aa:	b92a      	cbnz	r2, 800c1b8 <_realloc_r+0x24>
 800c1ac:	f7ff f96a 	bl	800b484 <_free_r>
 800c1b0:	4625      	mov	r5, r4
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1b8:	f000 f89e 	bl	800c2f8 <_malloc_usable_size_r>
 800c1bc:	4284      	cmp	r4, r0
 800c1be:	4606      	mov	r6, r0
 800c1c0:	d802      	bhi.n	800c1c8 <_realloc_r+0x34>
 800c1c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c1c6:	d8f4      	bhi.n	800c1b2 <_realloc_r+0x1e>
 800c1c8:	4621      	mov	r1, r4
 800c1ca:	4638      	mov	r0, r7
 800c1cc:	f7ff f9c6 	bl	800b55c <_malloc_r>
 800c1d0:	4680      	mov	r8, r0
 800c1d2:	b908      	cbnz	r0, 800c1d8 <_realloc_r+0x44>
 800c1d4:	4645      	mov	r5, r8
 800c1d6:	e7ec      	b.n	800c1b2 <_realloc_r+0x1e>
 800c1d8:	42b4      	cmp	r4, r6
 800c1da:	4622      	mov	r2, r4
 800c1dc:	4629      	mov	r1, r5
 800c1de:	bf28      	it	cs
 800c1e0:	4632      	movcs	r2, r6
 800c1e2:	f7ff f940 	bl	800b466 <memcpy>
 800c1e6:	4629      	mov	r1, r5
 800c1e8:	4638      	mov	r0, r7
 800c1ea:	f7ff f94b 	bl	800b484 <_free_r>
 800c1ee:	e7f1      	b.n	800c1d4 <_realloc_r+0x40>

0800c1f0 <__swhatbuf_r>:
 800c1f0:	b570      	push	{r4, r5, r6, lr}
 800c1f2:	460c      	mov	r4, r1
 800c1f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1f8:	2900      	cmp	r1, #0
 800c1fa:	b096      	sub	sp, #88	@ 0x58
 800c1fc:	4615      	mov	r5, r2
 800c1fe:	461e      	mov	r6, r3
 800c200:	da0d      	bge.n	800c21e <__swhatbuf_r+0x2e>
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c208:	f04f 0100 	mov.w	r1, #0
 800c20c:	bf14      	ite	ne
 800c20e:	2340      	movne	r3, #64	@ 0x40
 800c210:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c214:	2000      	movs	r0, #0
 800c216:	6031      	str	r1, [r6, #0]
 800c218:	602b      	str	r3, [r5, #0]
 800c21a:	b016      	add	sp, #88	@ 0x58
 800c21c:	bd70      	pop	{r4, r5, r6, pc}
 800c21e:	466a      	mov	r2, sp
 800c220:	f000 f848 	bl	800c2b4 <_fstat_r>
 800c224:	2800      	cmp	r0, #0
 800c226:	dbec      	blt.n	800c202 <__swhatbuf_r+0x12>
 800c228:	9901      	ldr	r1, [sp, #4]
 800c22a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c22e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c232:	4259      	negs	r1, r3
 800c234:	4159      	adcs	r1, r3
 800c236:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c23a:	e7eb      	b.n	800c214 <__swhatbuf_r+0x24>

0800c23c <__smakebuf_r>:
 800c23c:	898b      	ldrh	r3, [r1, #12]
 800c23e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c240:	079d      	lsls	r5, r3, #30
 800c242:	4606      	mov	r6, r0
 800c244:	460c      	mov	r4, r1
 800c246:	d507      	bpl.n	800c258 <__smakebuf_r+0x1c>
 800c248:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	6123      	str	r3, [r4, #16]
 800c250:	2301      	movs	r3, #1
 800c252:	6163      	str	r3, [r4, #20]
 800c254:	b003      	add	sp, #12
 800c256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c258:	ab01      	add	r3, sp, #4
 800c25a:	466a      	mov	r2, sp
 800c25c:	f7ff ffc8 	bl	800c1f0 <__swhatbuf_r>
 800c260:	9f00      	ldr	r7, [sp, #0]
 800c262:	4605      	mov	r5, r0
 800c264:	4639      	mov	r1, r7
 800c266:	4630      	mov	r0, r6
 800c268:	f7ff f978 	bl	800b55c <_malloc_r>
 800c26c:	b948      	cbnz	r0, 800c282 <__smakebuf_r+0x46>
 800c26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c272:	059a      	lsls	r2, r3, #22
 800c274:	d4ee      	bmi.n	800c254 <__smakebuf_r+0x18>
 800c276:	f023 0303 	bic.w	r3, r3, #3
 800c27a:	f043 0302 	orr.w	r3, r3, #2
 800c27e:	81a3      	strh	r3, [r4, #12]
 800c280:	e7e2      	b.n	800c248 <__smakebuf_r+0xc>
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	6020      	str	r0, [r4, #0]
 800c286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	9b01      	ldr	r3, [sp, #4]
 800c28e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c292:	b15b      	cbz	r3, 800c2ac <__smakebuf_r+0x70>
 800c294:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c298:	4630      	mov	r0, r6
 800c29a:	f000 f81d 	bl	800c2d8 <_isatty_r>
 800c29e:	b128      	cbz	r0, 800c2ac <__smakebuf_r+0x70>
 800c2a0:	89a3      	ldrh	r3, [r4, #12]
 800c2a2:	f023 0303 	bic.w	r3, r3, #3
 800c2a6:	f043 0301 	orr.w	r3, r3, #1
 800c2aa:	81a3      	strh	r3, [r4, #12]
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	431d      	orrs	r5, r3
 800c2b0:	81a5      	strh	r5, [r4, #12]
 800c2b2:	e7cf      	b.n	800c254 <__smakebuf_r+0x18>

0800c2b4 <_fstat_r>:
 800c2b4:	b538      	push	{r3, r4, r5, lr}
 800c2b6:	4d07      	ldr	r5, [pc, #28]	@ (800c2d4 <_fstat_r+0x20>)
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	4608      	mov	r0, r1
 800c2be:	4611      	mov	r1, r2
 800c2c0:	602b      	str	r3, [r5, #0]
 800c2c2:	f7f5 fe1a 	bl	8001efa <_fstat>
 800c2c6:	1c43      	adds	r3, r0, #1
 800c2c8:	d102      	bne.n	800c2d0 <_fstat_r+0x1c>
 800c2ca:	682b      	ldr	r3, [r5, #0]
 800c2cc:	b103      	cbz	r3, 800c2d0 <_fstat_r+0x1c>
 800c2ce:	6023      	str	r3, [r4, #0]
 800c2d0:	bd38      	pop	{r3, r4, r5, pc}
 800c2d2:	bf00      	nop
 800c2d4:	200034f4 	.word	0x200034f4

0800c2d8 <_isatty_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4d06      	ldr	r5, [pc, #24]	@ (800c2f4 <_isatty_r+0x1c>)
 800c2dc:	2300      	movs	r3, #0
 800c2de:	4604      	mov	r4, r0
 800c2e0:	4608      	mov	r0, r1
 800c2e2:	602b      	str	r3, [r5, #0]
 800c2e4:	f7f5 fe19 	bl	8001f1a <_isatty>
 800c2e8:	1c43      	adds	r3, r0, #1
 800c2ea:	d102      	bne.n	800c2f2 <_isatty_r+0x1a>
 800c2ec:	682b      	ldr	r3, [r5, #0]
 800c2ee:	b103      	cbz	r3, 800c2f2 <_isatty_r+0x1a>
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	bd38      	pop	{r3, r4, r5, pc}
 800c2f4:	200034f4 	.word	0x200034f4

0800c2f8 <_malloc_usable_size_r>:
 800c2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2fc:	1f18      	subs	r0, r3, #4
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	bfbc      	itt	lt
 800c302:	580b      	ldrlt	r3, [r1, r0]
 800c304:	18c0      	addlt	r0, r0, r3
 800c306:	4770      	bx	lr

0800c308 <sqrtf>:
 800c308:	b508      	push	{r3, lr}
 800c30a:	ed2d 8b02 	vpush	{d8}
 800c30e:	eeb0 8a40 	vmov.f32	s16, s0
 800c312:	f000 f817 	bl	800c344 <__ieee754_sqrtf>
 800c316:	eeb4 8a48 	vcmp.f32	s16, s16
 800c31a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c31e:	d60c      	bvs.n	800c33a <sqrtf+0x32>
 800c320:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c340 <sqrtf+0x38>
 800c324:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c32c:	d505      	bpl.n	800c33a <sqrtf+0x32>
 800c32e:	f7ff f86d 	bl	800b40c <__errno>
 800c332:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c336:	2321      	movs	r3, #33	@ 0x21
 800c338:	6003      	str	r3, [r0, #0]
 800c33a:	ecbd 8b02 	vpop	{d8}
 800c33e:	bd08      	pop	{r3, pc}
 800c340:	00000000 	.word	0x00000000

0800c344 <__ieee754_sqrtf>:
 800c344:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c348:	4770      	bx	lr
	...

0800c34c <_init>:
 800c34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c34e:	bf00      	nop
 800c350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c352:	bc08      	pop	{r3}
 800c354:	469e      	mov	lr, r3
 800c356:	4770      	bx	lr

0800c358 <_fini>:
 800c358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c35a:	bf00      	nop
 800c35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c35e:	bc08      	pop	{r3}
 800c360:	469e      	mov	lr, r3
 800c362:	4770      	bx	lr
