INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/align_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mean_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sim_1/new/process_mean_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mean_tb
