{"vcs1":{"timestamp_begin":1735930550.298242484, "rt":0.57, "ut":0.31, "st":0.24}}
{"vcselab":{"timestamp_begin":1735930551.033460354, "rt":0.44, "ut":0.28, "st":0.19}}
{"link":{"timestamp_begin":1735930551.586190885, "rt":0.28, "ut":0.18, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735930549.397751527}
{"VCS_COMP_START_TIME": 1735930549.397751527}
{"VCS_COMP_END_TIME": 1735930553.750279071}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355112}}
{"stitch_vcselab": {"peak_mem": 247360}}
