#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Feb 06 09:46:04 2018
# Process ID: 11756
# Current directory: D:/FPGA/Vivado/FSK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4532 D:\FPGA\Vivado\FSK\FSK.xpr
# Log file: D:/FPGA/Vivado/FSK/vivado.log
# Journal file: D:/FPGA/Vivado/FSK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vivado/FSK/FSK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program_file/Xilinx/Vivado/2015.4/data/ip'.
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/top.v w ]
add_files D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.0 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE1_WIDTH {40}] [get_ips ila_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:04:18 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:04:18 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
file mkdir D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1
file mkdir D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:06:08 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:06:08 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:07:20 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:07:20 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA/Vivado/FSK/.Xil/Vivado-11756-LAPTOP-MHQDM9UT/dcp/top_early.xdc]
Finished Parsing XDC File [D:/FPGA/Vivado/FSK/.Xil/Vivado-11756-LAPTOP-MHQDM9UT/dcp/top_early.xdc]
Parsing XDC File [D:/FPGA/Vivado/FSK/.Xil/Vivado-11756-LAPTOP-MHQDM9UT/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA/Vivado/FSK/FSK.runs/impl_1/.Xil/Vivado-7032-/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.512 ; gain = 481.531
Finished Parsing XDC File [D:/FPGA/Vivado/FSK/.Xil/Vivado-11756-LAPTOP-MHQDM9UT/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1717.262 ; gain = 12.750
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1717.262 ; gain = 12.750
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1883.145 ; gain = 893.945
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:18:55 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:18:55 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:30:49 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:30:49 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:42:18 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:42:18 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:55:19 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:55:19 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:56:14 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:56:14 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 10:57:05 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 10:57:05 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 11:13:31 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 11:13:31 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 11:19:29 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 11:19:29 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 11:30:27 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 11:30:27 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 06 11:39:45 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/synth_1/runme.log
[Tue Feb 06 11:39:45 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/Vivado/FSK/FSK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001863936d01
set_property PROGRAM.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1894.105 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:13
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:15
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:54
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:56
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:57
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-06 15:19:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-06 15:19:59
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00001863936d01
