# Reading pref.tcl
# do lab6_top_level_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/serial_uart_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:36 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/serial_uart_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_uart
# -- Compiling architecture rtl of serial_uart
# End time: 11:29:36 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/bcd_decode_rom_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:36 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/bcd_decode_rom_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd_decode_rom
# -- Compiling architecture rtl of bcd_decode_rom
# End time: 11:29:37 on Feb 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/debug.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:37 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debug
# -- Compiling architecture rtl of debug
# End time: 11:29:37 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/lab6_top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:37 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab6/lab6_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab6_top_level
# -- Compiling architecture rtl of lab6_top_level
# -- Loading package NUMERIC_STD
# -- Loading entity serial_uart
# -- Loading entity bcd_decode_rom
# -- Loading entity debug
# End time: 11:29:37 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab6_top_level
# vsim work.lab6_top_level 
# Start time: 11:29:48 on Feb 27,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lab6_top_level(rtl)
# Loading work.serial_uart(rtl)
# Loading work.bcd_decode_rom(rtl)
# Loading work.debug(rtl)
add wave -position end sim:/lab6_top_level/*
do ../../test_lab6.txt
# End time: 11:43:27 on Feb 27,2024, Elapsed time: 0:13:39
# Errors: 0, Warnings: 0
