   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"lpc17xx_gpio.c"
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.GPIO_GetPointer,"ax",%progbits
  24              		.align	2
  25              		.thumb
  26              		.thumb_func
  28              	GPIO_GetPointer:
  29              	.LFB29:
  30              		.file 1 "..//common/src/lpc17xx_gpio.c"
   1:..//common/src/lpc17xx_gpio.c **** /***********************************************************************//**
   2:..//common/src/lpc17xx_gpio.c ****  * @file		lpc17xx_gpio.c
   3:..//common/src/lpc17xx_gpio.c ****  * @brief		Contains all functions support for GPIO firmware library on LPC17xx
   4:..//common/src/lpc17xx_gpio.c ****  * @version		2.0
   5:..//common/src/lpc17xx_gpio.c ****  * @date		21. May. 2010
   6:..//common/src/lpc17xx_gpio.c ****  * @author		NXP MCU SW Application Team
   7:..//common/src/lpc17xx_gpio.c ****  **************************************************************************
   8:..//common/src/lpc17xx_gpio.c ****  * Software that is described herein is for illustrative purposes only
   9:..//common/src/lpc17xx_gpio.c ****  * which provides customers with programming information regarding the
  10:..//common/src/lpc17xx_gpio.c ****  * products. This software is supplied "AS IS" without any warranties.
  11:..//common/src/lpc17xx_gpio.c ****  * NXP Semiconductors assumes no responsibility or liability for the
  12:..//common/src/lpc17xx_gpio.c ****  * use of the software, conveys no license or title under any patent,
  13:..//common/src/lpc17xx_gpio.c ****  * copyright, or mask work right to the product. NXP Semiconductors
  14:..//common/src/lpc17xx_gpio.c ****  * reserves the right to make changes in the software without
  15:..//common/src/lpc17xx_gpio.c ****  * notification. NXP Semiconductors also make no representation or
  16:..//common/src/lpc17xx_gpio.c ****  * warranty that such application will be suitable for the specified
  17:..//common/src/lpc17xx_gpio.c ****  * use without further testing or modification.
  18:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
  19:..//common/src/lpc17xx_gpio.c **** 
  20:..//common/src/lpc17xx_gpio.c **** /* Peripheral group ----------------------------------------------------------- */
  21:..//common/src/lpc17xx_gpio.c **** /** @addtogroup GPIO
  22:..//common/src/lpc17xx_gpio.c ****  * @{
  23:..//common/src/lpc17xx_gpio.c ****  */
  24:..//common/src/lpc17xx_gpio.c **** 
  25:..//common/src/lpc17xx_gpio.c **** /* Includes ------------------------------------------------------------------- */
  26:..//common/src/lpc17xx_gpio.c **** #include "lpc17xx_gpio.h"
  27:..//common/src/lpc17xx_gpio.c **** 
  28:..//common/src/lpc17xx_gpio.c **** /* If this source file built with example, the LPC17xx FW library configuration
  29:..//common/src/lpc17xx_gpio.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  30:..//common/src/lpc17xx_gpio.c ****  * otherwise the default FW library configuration file must be included instead
  31:..//common/src/lpc17xx_gpio.c ****  */
  32:..//common/src/lpc17xx_gpio.c **** #ifdef __BUILD_WITH_EXAMPLE__
  33:..//common/src/lpc17xx_gpio.c **** #include "lpc17xx_libcfg.h"
  34:..//common/src/lpc17xx_gpio.c **** #else
  35:..//common/src/lpc17xx_gpio.c **** #include "lpc17xx_libcfg_default.h"
  36:..//common/src/lpc17xx_gpio.c **** #endif /* __BUILD_WITH_EXAMPLE__ */
  37:..//common/src/lpc17xx_gpio.c **** 
  38:..//common/src/lpc17xx_gpio.c **** 
  39:..//common/src/lpc17xx_gpio.c **** #ifdef _GPIO
  40:..//common/src/lpc17xx_gpio.c **** 
  41:..//common/src/lpc17xx_gpio.c **** /* Private Functions ---------------------------------------------------------- */
  42:..//common/src/lpc17xx_gpio.c **** 
  43:..//common/src/lpc17xx_gpio.c **** static LPC_GPIO_TypeDef *GPIO_GetPointer(uint8_t portNum);
  44:..//common/src/lpc17xx_gpio.c **** static GPIO_HalfWord_TypeDef *FIO_HalfWordGetPointer(uint8_t portNum);
  45:..//common/src/lpc17xx_gpio.c **** static GPIO_Byte_TypeDef *FIO_ByteGetPointer(uint8_t portNum);
  46:..//common/src/lpc17xx_gpio.c **** 
  47:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
  48:..//common/src/lpc17xx_gpio.c ****  * @brief		Get pointer to GPIO peripheral due to GPIO port
  49:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
  50:..//common/src/lpc17xx_gpio.c ****  * @return		Pointer to GPIO peripheral
  51:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
  52:..//common/src/lpc17xx_gpio.c **** static LPC_GPIO_TypeDef *GPIO_GetPointer(uint8_t portNum)
  53:..//common/src/lpc17xx_gpio.c **** {
  31              		.loc 1 53 0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 16
  34              		@ frame_needed = 1, uses_anonymous_args = 0
  35              		@ link register save eliminated.
  36 0000 80B4     		push	{r7}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39 0002 85B0     		sub	sp, sp, #20
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 24
  42 0004 00AF     		add	r7, sp, #0
  43              		.cfi_offset 7, -4
  44              	.LCFI2:
  45              		.cfi_def_cfa_register 7
  46 0006 0346     		mov	r3, r0
  47 0008 FB71     		strb	r3, [r7, #7]
  54:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = NULL;
  48              		.loc 1 54 0
  49 000a 4FF00003 		mov	r3, #0
  50 000e FB60     		str	r3, [r7, #12]
  55:..//common/src/lpc17xx_gpio.c **** 
  56:..//common/src/lpc17xx_gpio.c **** 	switch (portNum) {
  51              		.loc 1 56 0
  52 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  53 0012 042B     		cmp	r3, #4
  54 0014 29D8     		bhi	.L2
  55 0016 01A2     		adr	r2, .L8
  56 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
  57              		.align	2
  58              	.L8:
  59 001c 31000000 		.word	.L3+1
  60 0020 3D000000 		.word	.L4+1
  61 0024 49000000 		.word	.L5+1
  62 0028 55000000 		.word	.L6+1
  63 002c 61000000 		.word	.L7+1
  64              	.L3:
  57:..//common/src/lpc17xx_gpio.c **** 	case 0:
  58:..//common/src/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO0;
  65              		.loc 1 58 0
  66 0030 4CF20003 		movw	r3, #:lower16:537509888
  67 0034 C2F20903 		movt	r3, #:upper16:537509888
  68 0038 FB60     		str	r3, [r7, #12]
  59:..//common/src/lpc17xx_gpio.c **** 		break;
  69              		.loc 1 59 0
  70 003a 16E0     		b	.L2
  71              	.L4:
  60:..//common/src/lpc17xx_gpio.c **** 	case 1:
  61:..//common/src/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO1;
  72              		.loc 1 61 0
  73 003c 4CF22003 		movw	r3, #:lower16:537509920
  74 0040 C2F20903 		movt	r3, #:upper16:537509920
  75 0044 FB60     		str	r3, [r7, #12]
  62:..//common/src/lpc17xx_gpio.c **** 		break;
  76              		.loc 1 62 0
  77 0046 10E0     		b	.L2
  78              	.L5:
  63:..//common/src/lpc17xx_gpio.c **** 	case 2:
  64:..//common/src/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO2;
  79              		.loc 1 64 0
  80 0048 4CF24003 		movw	r3, #:lower16:537509952
  81 004c C2F20903 		movt	r3, #:upper16:537509952
  82 0050 FB60     		str	r3, [r7, #12]
  65:..//common/src/lpc17xx_gpio.c **** 		break;
  83              		.loc 1 65 0
  84 0052 0AE0     		b	.L2
  85              	.L6:
  66:..//common/src/lpc17xx_gpio.c **** 	case 3:
  67:..//common/src/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO3;
  86              		.loc 1 67 0
  87 0054 4CF26003 		movw	r3, #:lower16:537509984
  88 0058 C2F20903 		movt	r3, #:upper16:537509984
  89 005c FB60     		str	r3, [r7, #12]
  68:..//common/src/lpc17xx_gpio.c **** 		break;
  90              		.loc 1 68 0
  91 005e 04E0     		b	.L2
  92              	.L7:
  69:..//common/src/lpc17xx_gpio.c **** 	case 4:
  70:..//common/src/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO4;
  93              		.loc 1 70 0
  94 0060 4CF28003 		movw	r3, #:lower16:537510016
  95 0064 C2F20903 		movt	r3, #:upper16:537510016
  96 0068 FB60     		str	r3, [r7, #12]
  97              	.L2:
  71:..//common/src/lpc17xx_gpio.c **** 		break;
  72:..//common/src/lpc17xx_gpio.c **** 	default:
  73:..//common/src/lpc17xx_gpio.c **** 		break;
  74:..//common/src/lpc17xx_gpio.c **** 	}
  75:..//common/src/lpc17xx_gpio.c **** 
  76:..//common/src/lpc17xx_gpio.c **** 	return pGPIO;
  98              		.loc 1 76 0
  99 006a FB68     		ldr	r3, [r7, #12]
  77:..//common/src/lpc17xx_gpio.c **** }
 100              		.loc 1 77 0
 101 006c 1846     		mov	r0, r3
 102 006e 07F11407 		add	r7, r7, #20
 103 0072 BD46     		mov	sp, r7
 104 0074 80BC     		pop	{r7}
 105 0076 7047     		bx	lr
 106              		.cfi_endproc
 107              	.LFE29:
 109              		.section	.text.FIO_HalfWordGetPointer,"ax",%progbits
 110              		.align	2
 111              		.thumb
 112              		.thumb_func
 114              	FIO_HalfWordGetPointer:
 115              	.LFB30:
  78:..//common/src/lpc17xx_gpio.c **** 
  79:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
  80:..//common/src/lpc17xx_gpio.c ****  * @brief		Get pointer to FIO peripheral in halfword accessible style
  81:..//common/src/lpc17xx_gpio.c ****  * 				due to FIO port
  82:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
  83:..//common/src/lpc17xx_gpio.c ****  * @return		Pointer to FIO peripheral
  84:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
  85:..//common/src/lpc17xx_gpio.c **** static GPIO_HalfWord_TypeDef *FIO_HalfWordGetPointer(uint8_t portNum)
  86:..//common/src/lpc17xx_gpio.c **** {
 116              		.loc 1 86 0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 16
 119              		@ frame_needed = 1, uses_anonymous_args = 0
 120              		@ link register save eliminated.
 121 0000 80B4     		push	{r7}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 4
 124 0002 85B0     		sub	sp, sp, #20
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 24
 127 0004 00AF     		add	r7, sp, #0
 128              		.cfi_offset 7, -4
 129              	.LCFI5:
 130              		.cfi_def_cfa_register 7
 131 0006 0346     		mov	r3, r0
 132 0008 FB71     		strb	r3, [r7, #7]
  87:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = NULL;
 133              		.loc 1 87 0
 134 000a 4FF00003 		mov	r3, #0
 135 000e FB60     		str	r3, [r7, #12]
  88:..//common/src/lpc17xx_gpio.c **** 
  89:..//common/src/lpc17xx_gpio.c **** 	switch (portNum) {
 136              		.loc 1 89 0
 137 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 138 0012 042B     		cmp	r3, #4
 139 0014 29D8     		bhi	.L11
 140 0016 01A2     		adr	r2, .L17
 141 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 142              		.align	2
 143              	.L17:
 144 001c 31000000 		.word	.L12+1
 145 0020 3D000000 		.word	.L13+1
 146 0024 49000000 		.word	.L14+1
 147 0028 55000000 		.word	.L15+1
 148 002c 61000000 		.word	.L16+1
 149              	.L12:
  90:..//common/src/lpc17xx_gpio.c **** 	case 0:
  91:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO0_HalfWord;
 150              		.loc 1 91 0
 151 0030 4CF20003 		movw	r3, #:lower16:537509888
 152 0034 C2F20903 		movt	r3, #:upper16:537509888
 153 0038 FB60     		str	r3, [r7, #12]
  92:..//common/src/lpc17xx_gpio.c **** 		break;
 154              		.loc 1 92 0
 155 003a 16E0     		b	.L11
 156              	.L13:
  93:..//common/src/lpc17xx_gpio.c **** 	case 1:
  94:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO1_HalfWord;
 157              		.loc 1 94 0
 158 003c 4CF22003 		movw	r3, #:lower16:537509920
 159 0040 C2F20903 		movt	r3, #:upper16:537509920
 160 0044 FB60     		str	r3, [r7, #12]
  95:..//common/src/lpc17xx_gpio.c **** 		break;
 161              		.loc 1 95 0
 162 0046 10E0     		b	.L11
 163              	.L14:
  96:..//common/src/lpc17xx_gpio.c **** 	case 2:
  97:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO2_HalfWord;
 164              		.loc 1 97 0
 165 0048 4CF24003 		movw	r3, #:lower16:537509952
 166 004c C2F20903 		movt	r3, #:upper16:537509952
 167 0050 FB60     		str	r3, [r7, #12]
  98:..//common/src/lpc17xx_gpio.c **** 		break;
 168              		.loc 1 98 0
 169 0052 0AE0     		b	.L11
 170              	.L15:
  99:..//common/src/lpc17xx_gpio.c **** 	case 3:
 100:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO3_HalfWord;
 171              		.loc 1 100 0
 172 0054 4CF26003 		movw	r3, #:lower16:537509984
 173 0058 C2F20903 		movt	r3, #:upper16:537509984
 174 005c FB60     		str	r3, [r7, #12]
 101:..//common/src/lpc17xx_gpio.c **** 		break;
 175              		.loc 1 101 0
 176 005e 04E0     		b	.L11
 177              	.L16:
 102:..//common/src/lpc17xx_gpio.c **** 	case 4:
 103:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO4_HalfWord;
 178              		.loc 1 103 0
 179 0060 4CF28003 		movw	r3, #:lower16:537510016
 180 0064 C2F20903 		movt	r3, #:upper16:537510016
 181 0068 FB60     		str	r3, [r7, #12]
 182              	.L11:
 104:..//common/src/lpc17xx_gpio.c **** 		break;
 105:..//common/src/lpc17xx_gpio.c **** 	default:
 106:..//common/src/lpc17xx_gpio.c **** 		break;
 107:..//common/src/lpc17xx_gpio.c **** 	}
 108:..//common/src/lpc17xx_gpio.c **** 
 109:..//common/src/lpc17xx_gpio.c **** 	return pFIO;
 183              		.loc 1 109 0
 184 006a FB68     		ldr	r3, [r7, #12]
 110:..//common/src/lpc17xx_gpio.c **** }
 185              		.loc 1 110 0
 186 006c 1846     		mov	r0, r3
 187 006e 07F11407 		add	r7, r7, #20
 188 0072 BD46     		mov	sp, r7
 189 0074 80BC     		pop	{r7}
 190 0076 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE30:
 194              		.section	.text.FIO_ByteGetPointer,"ax",%progbits
 195              		.align	2
 196              		.thumb
 197              		.thumb_func
 199              	FIO_ByteGetPointer:
 200              	.LFB31:
 111:..//common/src/lpc17xx_gpio.c **** 
 112:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 113:..//common/src/lpc17xx_gpio.c ****  * @brief		Get pointer to FIO peripheral in byte accessible style
 114:..//common/src/lpc17xx_gpio.c ****  * 				due to FIO port
 115:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
 116:..//common/src/lpc17xx_gpio.c ****  * @return		Pointer to FIO peripheral
 117:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 118:..//common/src/lpc17xx_gpio.c **** static GPIO_Byte_TypeDef *FIO_ByteGetPointer(uint8_t portNum)
 119:..//common/src/lpc17xx_gpio.c **** {
 201              		.loc 1 119 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 16
 204              		@ frame_needed = 1, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 206 0000 80B4     		push	{r7}
 207              	.LCFI6:
 208              		.cfi_def_cfa_offset 4
 209 0002 85B0     		sub	sp, sp, #20
 210              	.LCFI7:
 211              		.cfi_def_cfa_offset 24
 212 0004 00AF     		add	r7, sp, #0
 213              		.cfi_offset 7, -4
 214              	.LCFI8:
 215              		.cfi_def_cfa_register 7
 216 0006 0346     		mov	r3, r0
 217 0008 FB71     		strb	r3, [r7, #7]
 120:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = NULL;
 218              		.loc 1 120 0
 219 000a 4FF00003 		mov	r3, #0
 220 000e FB60     		str	r3, [r7, #12]
 121:..//common/src/lpc17xx_gpio.c **** 
 122:..//common/src/lpc17xx_gpio.c **** 	switch (portNum) {
 221              		.loc 1 122 0
 222 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 223 0012 042B     		cmp	r3, #4
 224 0014 29D8     		bhi	.L20
 225 0016 01A2     		adr	r2, .L26
 226 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 227              		.align	2
 228              	.L26:
 229 001c 31000000 		.word	.L21+1
 230 0020 3D000000 		.word	.L22+1
 231 0024 49000000 		.word	.L23+1
 232 0028 55000000 		.word	.L24+1
 233 002c 61000000 		.word	.L25+1
 234              	.L21:
 123:..//common/src/lpc17xx_gpio.c **** 	case 0:
 124:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO0_Byte;
 235              		.loc 1 124 0
 236 0030 4CF20003 		movw	r3, #:lower16:537509888
 237 0034 C2F20903 		movt	r3, #:upper16:537509888
 238 0038 FB60     		str	r3, [r7, #12]
 125:..//common/src/lpc17xx_gpio.c **** 		break;
 239              		.loc 1 125 0
 240 003a 16E0     		b	.L20
 241              	.L22:
 126:..//common/src/lpc17xx_gpio.c **** 	case 1:
 127:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO1_Byte;
 242              		.loc 1 127 0
 243 003c 4CF22003 		movw	r3, #:lower16:537509920
 244 0040 C2F20903 		movt	r3, #:upper16:537509920
 245 0044 FB60     		str	r3, [r7, #12]
 128:..//common/src/lpc17xx_gpio.c **** 		break;
 246              		.loc 1 128 0
 247 0046 10E0     		b	.L20
 248              	.L23:
 129:..//common/src/lpc17xx_gpio.c **** 	case 2:
 130:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO2_Byte;
 249              		.loc 1 130 0
 250 0048 4CF24003 		movw	r3, #:lower16:537509952
 251 004c C2F20903 		movt	r3, #:upper16:537509952
 252 0050 FB60     		str	r3, [r7, #12]
 131:..//common/src/lpc17xx_gpio.c **** 		break;
 253              		.loc 1 131 0
 254 0052 0AE0     		b	.L20
 255              	.L24:
 132:..//common/src/lpc17xx_gpio.c **** 	case 3:
 133:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO3_Byte;
 256              		.loc 1 133 0
 257 0054 4CF26003 		movw	r3, #:lower16:537509984
 258 0058 C2F20903 		movt	r3, #:upper16:537509984
 259 005c FB60     		str	r3, [r7, #12]
 134:..//common/src/lpc17xx_gpio.c **** 		break;
 260              		.loc 1 134 0
 261 005e 04E0     		b	.L20
 262              	.L25:
 135:..//common/src/lpc17xx_gpio.c **** 	case 4:
 136:..//common/src/lpc17xx_gpio.c **** 		pFIO = GPIO4_Byte;
 263              		.loc 1 136 0
 264 0060 4CF28003 		movw	r3, #:lower16:537510016
 265 0064 C2F20903 		movt	r3, #:upper16:537510016
 266 0068 FB60     		str	r3, [r7, #12]
 267              	.L20:
 137:..//common/src/lpc17xx_gpio.c **** 		break;
 138:..//common/src/lpc17xx_gpio.c **** 	default:
 139:..//common/src/lpc17xx_gpio.c **** 		break;
 140:..//common/src/lpc17xx_gpio.c **** 	}
 141:..//common/src/lpc17xx_gpio.c **** 
 142:..//common/src/lpc17xx_gpio.c **** 	return pFIO;
 268              		.loc 1 142 0
 269 006a FB68     		ldr	r3, [r7, #12]
 143:..//common/src/lpc17xx_gpio.c **** }
 270              		.loc 1 143 0
 271 006c 1846     		mov	r0, r3
 272 006e 07F11407 		add	r7, r7, #20
 273 0072 BD46     		mov	sp, r7
 274 0074 80BC     		pop	{r7}
 275 0076 7047     		bx	lr
 276              		.cfi_endproc
 277              	.LFE31:
 279              		.section	.text.GPIO_SetDir,"ax",%progbits
 280              		.align	2
 281              		.global	GPIO_SetDir
 282              		.thumb
 283              		.thumb_func
 285              	GPIO_SetDir:
 286              	.LFB32:
 144:..//common/src/lpc17xx_gpio.c **** 
 145:..//common/src/lpc17xx_gpio.c **** /* End of Private Functions --------------------------------------------------- */
 146:..//common/src/lpc17xx_gpio.c **** 
 147:..//common/src/lpc17xx_gpio.c **** 
 148:..//common/src/lpc17xx_gpio.c **** /* Public Functions ----------------------------------------------------------- */
 149:..//common/src/lpc17xx_gpio.c **** /** @addtogroup GPIO_Public_Functions
 150:..//common/src/lpc17xx_gpio.c ****  * @{
 151:..//common/src/lpc17xx_gpio.c ****  */
 152:..//common/src/lpc17xx_gpio.c **** 
 153:..//common/src/lpc17xx_gpio.c **** 
 154:..//common/src/lpc17xx_gpio.c **** /* GPIO ------------------------------------------------------------------------------ */
 155:..//common/src/lpc17xx_gpio.c **** 
 156:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 157:..//common/src/lpc17xx_gpio.c ****  * @brief		Set Direction for GPIO port.
 158:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4
 159:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits to set direction,
 160:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 161:..//common/src/lpc17xx_gpio.c ****  * 							example: value 0x5 to set direction for bit 0 and bit 1.
 162:..//common/src/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 163:..//common/src/lpc17xx_gpio.c ****  * 							- 0: Input.
 164:..//common/src/lpc17xx_gpio.c ****  * 							- 1: Output.
 165:..//common/src/lpc17xx_gpio.c ****  * @return		None
 166:..//common/src/lpc17xx_gpio.c ****  *
 167:..//common/src/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 168:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 169:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 170:..//common/src/lpc17xx_gpio.c **** void GPIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)
 171:..//common/src/lpc17xx_gpio.c **** {
 287              		.loc 1 171 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 24
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291 0000 80B5     		push	{r7, lr}
 292              	.LCFI9:
 293              		.cfi_def_cfa_offset 8
 294 0002 86B0     		sub	sp, sp, #24
 295              	.LCFI10:
 296              		.cfi_def_cfa_offset 32
 297 0004 00AF     		add	r7, sp, #0
 298              		.cfi_offset 14, -4
 299              		.cfi_offset 7, -8
 300              	.LCFI11:
 301              		.cfi_def_cfa_register 7
 302 0006 B960     		str	r1, [r7, #8]
 303 0008 1346     		mov	r3, r2
 304 000a 0246     		mov	r2, r0
 305 000c FA73     		strb	r2, [r7, #15]
 306 000e FB71     		strb	r3, [r7, #7]
 172:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 307              		.loc 1 172 0
 308 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 309 0012 1846     		mov	r0, r3
 310 0014 40F20003 		movw	r3, #:lower16:GPIO_GetPointer
 311 0018 C0F20003 		movt	r3, #:upper16:GPIO_GetPointer
 312 001c 9847     		blx	r3
 313 001e 0346     		mov	r3, r0
 314 0020 7B61     		str	r3, [r7, #20]
 173:..//common/src/lpc17xx_gpio.c **** 
 174:..//common/src/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 315              		.loc 1 174 0
 316 0022 7B69     		ldr	r3, [r7, #20]
 317 0024 002B     		cmp	r3, #0
 318 0026 13D0     		beq	.L31
 175:..//common/src/lpc17xx_gpio.c **** 		// Enable Output
 176:..//common/src/lpc17xx_gpio.c **** 		if (dir) {
 319              		.loc 1 176 0
 320 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 321 002a 002B     		cmp	r3, #0
 322 002c 07D0     		beq	.L30
 177:..//common/src/lpc17xx_gpio.c **** 			pGPIO->FIODIR |= bitValue;
 323              		.loc 1 177 0
 324 002e 7B69     		ldr	r3, [r7, #20]
 325 0030 1A68     		ldr	r2, [r3, #0]
 326 0032 BB68     		ldr	r3, [r7, #8]
 327 0034 42EA0302 		orr	r2, r2, r3
 328 0038 7B69     		ldr	r3, [r7, #20]
 329 003a 1A60     		str	r2, [r3, #0]
 330 003c 08E0     		b	.L31
 331              	.L30:
 178:..//common/src/lpc17xx_gpio.c **** 		}
 179:..//common/src/lpc17xx_gpio.c **** 		// Enable Input
 180:..//common/src/lpc17xx_gpio.c **** 		else {
 181:..//common/src/lpc17xx_gpio.c **** 			pGPIO->FIODIR &= ~bitValue;
 332              		.loc 1 181 0
 333 003e 7B69     		ldr	r3, [r7, #20]
 334 0040 1A68     		ldr	r2, [r3, #0]
 335 0042 BB68     		ldr	r3, [r7, #8]
 336 0044 6FEA0303 		mvn	r3, r3
 337 0048 02EA0302 		and	r2, r2, r3
 338 004c 7B69     		ldr	r3, [r7, #20]
 339 004e 1A60     		str	r2, [r3, #0]
 340              	.L31:
 182:..//common/src/lpc17xx_gpio.c **** 		}
 183:..//common/src/lpc17xx_gpio.c **** 	}
 184:..//common/src/lpc17xx_gpio.c **** }
 341              		.loc 1 184 0
 342 0050 07F11807 		add	r7, r7, #24
 343 0054 BD46     		mov	sp, r7
 344 0056 80BD     		pop	{r7, pc}
 345              		.cfi_endproc
 346              	.LFE32:
 348              		.section	.text.GPIO_SetValue,"ax",%progbits
 349              		.align	2
 350              		.global	GPIO_SetValue
 351              		.thumb
 352              		.thumb_func
 354              	GPIO_SetValue:
 355              	.LFB33:
 185:..//common/src/lpc17xx_gpio.c **** 
 186:..//common/src/lpc17xx_gpio.c **** 
 187:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 188:..//common/src/lpc17xx_gpio.c ****  * @brief		Set Value for bits that have output direction on GPIO port.
 189:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number value, should be in range from 0 to 4
 190:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to set,
 191:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 192:..//common/src/lpc17xx_gpio.c ****  * 							example: value 0x5 to set bit 0 and bit 1.
 193:..//common/src/lpc17xx_gpio.c ****  * @return		None
 194:..//common/src/lpc17xx_gpio.c ****  *
 195:..//common/src/lpc17xx_gpio.c ****  * Note:
 196:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 197:..//common/src/lpc17xx_gpio.c ****  * not effect.
 198:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 199:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 200:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 201:..//common/src/lpc17xx_gpio.c **** void GPIO_SetValue(uint8_t portNum, uint32_t bitValue)
 202:..//common/src/lpc17xx_gpio.c **** {
 356              		.loc 1 202 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 16
 359              		@ frame_needed = 1, uses_anonymous_args = 0
 360 0000 80B5     		push	{r7, lr}
 361              	.LCFI12:
 362              		.cfi_def_cfa_offset 8
 363 0002 84B0     		sub	sp, sp, #16
 364              	.LCFI13:
 365              		.cfi_def_cfa_offset 24
 366 0004 00AF     		add	r7, sp, #0
 367              		.cfi_offset 14, -4
 368              		.cfi_offset 7, -8
 369              	.LCFI14:
 370              		.cfi_def_cfa_register 7
 371 0006 0346     		mov	r3, r0
 372 0008 3960     		str	r1, [r7, #0]
 373 000a FB71     		strb	r3, [r7, #7]
 203:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 374              		.loc 1 203 0
 375 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 376 000e 1846     		mov	r0, r3
 377 0010 40F20003 		movw	r3, #:lower16:GPIO_GetPointer
 378 0014 C0F20003 		movt	r3, #:upper16:GPIO_GetPointer
 379 0018 9847     		blx	r3
 380 001a 0346     		mov	r3, r0
 381 001c FB60     		str	r3, [r7, #12]
 204:..//common/src/lpc17xx_gpio.c **** 
 205:..//common/src/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 382              		.loc 1 205 0
 383 001e FB68     		ldr	r3, [r7, #12]
 384 0020 002B     		cmp	r3, #0
 385 0022 02D0     		beq	.L34
 206:..//common/src/lpc17xx_gpio.c **** 		pGPIO->FIOSET = bitValue;
 386              		.loc 1 206 0
 387 0024 FB68     		ldr	r3, [r7, #12]
 388 0026 3A68     		ldr	r2, [r7, #0]
 389 0028 9A61     		str	r2, [r3, #24]
 390              	.L34:
 207:..//common/src/lpc17xx_gpio.c **** 	}
 208:..//common/src/lpc17xx_gpio.c **** }
 391              		.loc 1 208 0
 392 002a 07F11007 		add	r7, r7, #16
 393 002e BD46     		mov	sp, r7
 394 0030 80BD     		pop	{r7, pc}
 395              		.cfi_endproc
 396              	.LFE33:
 398 0032 00BF     		.section	.text.GPIO_ClearValue,"ax",%progbits
 399              		.align	2
 400              		.global	GPIO_ClearValue
 401              		.thumb
 402              		.thumb_func
 404              	GPIO_ClearValue:
 405              	.LFB34:
 209:..//common/src/lpc17xx_gpio.c **** 
 210:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 211:..//common/src/lpc17xx_gpio.c ****  * @brief		Clear Value for bits that have output direction on GPIO port.
 212:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number value, should be in range from 0 to 4
 213:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to clear,
 214:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 215:..//common/src/lpc17xx_gpio.c ****  * 							example: value 0x5 to clear bit 0 and bit 1.
 216:..//common/src/lpc17xx_gpio.c ****  * @return		None
 217:..//common/src/lpc17xx_gpio.c ****  *
 218:..//common/src/lpc17xx_gpio.c ****  * Note:
 219:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 220:..//common/src/lpc17xx_gpio.c ****  * not effect.
 221:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 222:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 223:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 224:..//common/src/lpc17xx_gpio.c **** void GPIO_ClearValue(uint8_t portNum, uint32_t bitValue)
 225:..//common/src/lpc17xx_gpio.c **** {
 406              		.loc 1 225 0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 16
 409              		@ frame_needed = 1, uses_anonymous_args = 0
 410 0000 80B5     		push	{r7, lr}
 411              	.LCFI15:
 412              		.cfi_def_cfa_offset 8
 413 0002 84B0     		sub	sp, sp, #16
 414              	.LCFI16:
 415              		.cfi_def_cfa_offset 24
 416 0004 00AF     		add	r7, sp, #0
 417              		.cfi_offset 14, -4
 418              		.cfi_offset 7, -8
 419              	.LCFI17:
 420              		.cfi_def_cfa_register 7
 421 0006 0346     		mov	r3, r0
 422 0008 3960     		str	r1, [r7, #0]
 423 000a FB71     		strb	r3, [r7, #7]
 226:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 424              		.loc 1 226 0
 425 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 426 000e 1846     		mov	r0, r3
 427 0010 40F20003 		movw	r3, #:lower16:GPIO_GetPointer
 428 0014 C0F20003 		movt	r3, #:upper16:GPIO_GetPointer
 429 0018 9847     		blx	r3
 430 001a 0346     		mov	r3, r0
 431 001c FB60     		str	r3, [r7, #12]
 227:..//common/src/lpc17xx_gpio.c **** 
 228:..//common/src/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 432              		.loc 1 228 0
 433 001e FB68     		ldr	r3, [r7, #12]
 434 0020 002B     		cmp	r3, #0
 435 0022 02D0     		beq	.L37
 229:..//common/src/lpc17xx_gpio.c **** 		pGPIO->FIOCLR = bitValue;
 436              		.loc 1 229 0
 437 0024 FB68     		ldr	r3, [r7, #12]
 438 0026 3A68     		ldr	r2, [r7, #0]
 439 0028 DA61     		str	r2, [r3, #28]
 440              	.L37:
 230:..//common/src/lpc17xx_gpio.c **** 	}
 231:..//common/src/lpc17xx_gpio.c **** }
 441              		.loc 1 231 0
 442 002a 07F11007 		add	r7, r7, #16
 443 002e BD46     		mov	sp, r7
 444 0030 80BD     		pop	{r7, pc}
 445              		.cfi_endproc
 446              	.LFE34:
 448 0032 00BF     		.section	.text.GPIO_ReadValue,"ax",%progbits
 449              		.align	2
 450              		.global	GPIO_ReadValue
 451              		.thumb
 452              		.thumb_func
 454              	GPIO_ReadValue:
 455              	.LFB35:
 232:..//common/src/lpc17xx_gpio.c **** 
 233:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 234:..//common/src/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 235:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, in range from 0 to 4
 236:..//common/src/lpc17xx_gpio.c ****  * @return		Current value of GPIO port.
 237:..//common/src/lpc17xx_gpio.c ****  *
 238:..//common/src/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that GPIO regardless
 239:..//common/src/lpc17xx_gpio.c ****  * its direction is input or output.
 240:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 241:..//common/src/lpc17xx_gpio.c **** uint32_t GPIO_ReadValue(uint8_t portNum)
 242:..//common/src/lpc17xx_gpio.c **** {
 456              		.loc 1 242 0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 16
 459              		@ frame_needed = 1, uses_anonymous_args = 0
 460 0000 80B5     		push	{r7, lr}
 461              	.LCFI18:
 462              		.cfi_def_cfa_offset 8
 463 0002 84B0     		sub	sp, sp, #16
 464              	.LCFI19:
 465              		.cfi_def_cfa_offset 24
 466 0004 00AF     		add	r7, sp, #0
 467              		.cfi_offset 14, -4
 468              		.cfi_offset 7, -8
 469              	.LCFI20:
 470              		.cfi_def_cfa_register 7
 471 0006 0346     		mov	r3, r0
 472 0008 FB71     		strb	r3, [r7, #7]
 243:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 473              		.loc 1 243 0
 474 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 475 000c 1846     		mov	r0, r3
 476 000e 40F20003 		movw	r3, #:lower16:GPIO_GetPointer
 477 0012 C0F20003 		movt	r3, #:upper16:GPIO_GetPointer
 478 0016 9847     		blx	r3
 479 0018 0346     		mov	r3, r0
 480 001a FB60     		str	r3, [r7, #12]
 244:..//common/src/lpc17xx_gpio.c **** 
 245:..//common/src/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 481              		.loc 1 245 0
 482 001c FB68     		ldr	r3, [r7, #12]
 483 001e 002B     		cmp	r3, #0
 484 0020 02D0     		beq	.L39
 246:..//common/src/lpc17xx_gpio.c **** 		return pGPIO->FIOPIN;
 485              		.loc 1 246 0
 486 0022 FB68     		ldr	r3, [r7, #12]
 487 0024 5B69     		ldr	r3, [r3, #20]
 488 0026 01E0     		b	.L40
 489              	.L39:
 247:..//common/src/lpc17xx_gpio.c **** 	}
 248:..//common/src/lpc17xx_gpio.c **** 
 249:..//common/src/lpc17xx_gpio.c **** 	return (0);
 490              		.loc 1 249 0
 491 0028 4FF00003 		mov	r3, #0
 492              	.L40:
 250:..//common/src/lpc17xx_gpio.c **** }
 493              		.loc 1 250 0
 494 002c 1846     		mov	r0, r3
 495 002e 07F11007 		add	r7, r7, #16
 496 0032 BD46     		mov	sp, r7
 497 0034 80BD     		pop	{r7, pc}
 498              		.cfi_endproc
 499              	.LFE35:
 501 0036 00BF     		.section	.text.GPIO_IntCmd,"ax",%progbits
 502              		.align	2
 503              		.global	GPIO_IntCmd
 504              		.thumb
 505              		.thumb_func
 507              	GPIO_IntCmd:
 508              	.LFB36:
 251:..//common/src/lpc17xx_gpio.c **** 
 252:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 253:..//common/src/lpc17xx_gpio.c ****  * @brief		Enable GPIO interrupt (just used for P0.0-P0.30, P2.0-P2.13)
 254:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 255:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
 256:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 257:..//common/src/lpc17xx_gpio.c ****  * @param[in]	edgeState	state of edge, should be:
 258:..//common/src/lpc17xx_gpio.c ****  * 							- 0: Rising edge
 259:..//common/src/lpc17xx_gpio.c ****  * 							- 1: Falling edge
 260:..//common/src/lpc17xx_gpio.c ****  * @return		None
 261:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 262:..//common/src/lpc17xx_gpio.c **** void GPIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)
 263:..//common/src/lpc17xx_gpio.c **** {
 509              		.loc 1 263 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 16
 512              		@ frame_needed = 1, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 514 0000 80B4     		push	{r7}
 515              	.LCFI21:
 516              		.cfi_def_cfa_offset 4
 517 0002 85B0     		sub	sp, sp, #20
 518              	.LCFI22:
 519              		.cfi_def_cfa_offset 24
 520 0004 00AF     		add	r7, sp, #0
 521              		.cfi_offset 7, -4
 522              	.LCFI23:
 523              		.cfi_def_cfa_register 7
 524 0006 B960     		str	r1, [r7, #8]
 525 0008 1346     		mov	r3, r2
 526 000a 0246     		mov	r2, r0
 527 000c FA73     		strb	r2, [r7, #15]
 528 000e FB71     		strb	r3, [r7, #7]
 264:..//common/src/lpc17xx_gpio.c **** 	if((portNum == 0)&&(edgeState == 0))
 529              		.loc 1 264 0
 530 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 531 0012 002B     		cmp	r3, #0
 532 0014 09D1     		bne	.L43
 533 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 534 0018 002B     		cmp	r3, #0
 535 001a 06D1     		bne	.L43
 265:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntEnR = bitValue;
 536              		.loc 1 265 0
 537 001c 48F28003 		movw	r3, #:lower16:1073905792
 538 0020 C4F20203 		movt	r3, #:upper16:1073905792
 539 0024 BA68     		ldr	r2, [r7, #8]
 540 0026 1A61     		str	r2, [r3, #16]
 541              		.loc 1 264 0
 542 0028 28E0     		b	.L48
 543              	.L43:
 266:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 2)&&(edgeState == 0))
 544              		.loc 1 266 0
 545 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 546 002c 022B     		cmp	r3, #2
 547 002e 09D1     		bne	.L45
 548 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 549 0032 002B     		cmp	r3, #0
 550 0034 06D1     		bne	.L45
 267:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntEnR = bitValue;
 551              		.loc 1 267 0
 552 0036 48F28003 		movw	r3, #:lower16:1073905792
 553 003a C4F20203 		movt	r3, #:upper16:1073905792
 554 003e BA68     		ldr	r2, [r7, #8]
 555 0040 1A63     		str	r2, [r3, #48]
 556              		.loc 1 266 0
 557 0042 1BE0     		b	.L48
 558              	.L45:
 268:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 0)&&(edgeState == 1))
 559              		.loc 1 268 0
 560 0044 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 561 0046 002B     		cmp	r3, #0
 562 0048 09D1     		bne	.L46
 563 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 564 004c 012B     		cmp	r3, #1
 565 004e 06D1     		bne	.L46
 269:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntEnF = bitValue;
 566              		.loc 1 269 0
 567 0050 48F28003 		movw	r3, #:lower16:1073905792
 568 0054 C4F20203 		movt	r3, #:upper16:1073905792
 569 0058 BA68     		ldr	r2, [r7, #8]
 570 005a 5A61     		str	r2, [r3, #20]
 571              		.loc 1 268 0
 572 005c 0EE0     		b	.L48
 573              	.L46:
 270:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 2)&&(edgeState == 1))
 574              		.loc 1 270 0
 575 005e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 576 0060 022B     		cmp	r3, #2
 577 0062 0AD1     		bne	.L47
 578 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 579 0066 012B     		cmp	r3, #1
 580 0068 07D1     		bne	.L47
 271:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntEnF = bitValue;
 581              		.loc 1 271 0
 582 006a 48F28003 		movw	r3, #:lower16:1073905792
 583 006e C4F20203 		movt	r3, #:upper16:1073905792
 584 0072 BA68     		ldr	r2, [r7, #8]
 585 0074 5A63     		str	r2, [r3, #52]
 586              		.loc 1 270 0
 587 0076 00BF     		nop
 588 0078 00E0     		b	.L48
 589              	.L47:
 272:..//common/src/lpc17xx_gpio.c **** 	else
 273:..//common/src/lpc17xx_gpio.c **** 		//Error
 274:..//common/src/lpc17xx_gpio.c **** 		while(1);
 590              		.loc 1 274 0
 591 007a FEE7     		b	.L47
 592              	.L48:
 275:..//common/src/lpc17xx_gpio.c **** }
 593              		.loc 1 275 0
 594 007c 07F11407 		add	r7, r7, #20
 595 0080 BD46     		mov	sp, r7
 596 0082 80BC     		pop	{r7}
 597 0084 7047     		bx	lr
 598              		.cfi_endproc
 599              	.LFE36:
 601 0086 00BF     		.section	.text.GPIO_GetIntStatus,"ax",%progbits
 602              		.align	2
 603              		.global	GPIO_GetIntStatus
 604              		.thumb
 605              		.thumb_func
 607              	GPIO_GetIntStatus:
 608              	.LFB37:
 276:..//common/src/lpc17xx_gpio.c **** 
 277:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 278:..//common/src/lpc17xx_gpio.c ****  * @brief		Get GPIO Interrupt Status (just used for P0.0-P0.30, P2.0-P2.13)
 279:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 280:..//common/src/lpc17xx_gpio.c ****  * @param[in]	pinNum		Pin number, should be: 0..30(with port 0) and 0..13
 281:..//common/src/lpc17xx_gpio.c ****  * 							(with port 2)
 282:..//common/src/lpc17xx_gpio.c ****  * @param[in]	edgeState	state of edge, should be:
 283:..//common/src/lpc17xx_gpio.c ****  * 							- 0: Rising edge
 284:..//common/src/lpc17xx_gpio.c ****  * 							- 1: Falling edge
 285:..//common/src/lpc17xx_gpio.c ****  * @return		Bool	could be:
 286:..//common/src/lpc17xx_gpio.c ****  * 						- ENABLE: Interrupt has been generated due to a rising
 287:..//common/src/lpc17xx_gpio.c ****  * 								edge on P0.0
 288:..//common/src/lpc17xx_gpio.c ****  * 						- DISABLE: A rising edge has not been detected on P0.0
 289:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 290:..//common/src/lpc17xx_gpio.c **** FunctionalState GPIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)
 291:..//common/src/lpc17xx_gpio.c **** {
 609              		.loc 1 291 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 16
 612              		@ frame_needed = 1, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614 0000 80B4     		push	{r7}
 615              	.LCFI24:
 616              		.cfi_def_cfa_offset 4
 617 0002 85B0     		sub	sp, sp, #20
 618              	.LCFI25:
 619              		.cfi_def_cfa_offset 24
 620 0004 00AF     		add	r7, sp, #0
 621              		.cfi_offset 7, -4
 622              	.LCFI26:
 623              		.cfi_def_cfa_register 7
 624 0006 B960     		str	r1, [r7, #8]
 625 0008 1346     		mov	r3, r2
 626 000a 0246     		mov	r2, r0
 627 000c FA73     		strb	r2, [r7, #15]
 628 000e FB71     		strb	r3, [r7, #7]
 292:..//common/src/lpc17xx_gpio.c **** 	if((portNum == 0) && (edgeState == 0))//Rising Edge
 629              		.loc 1 292 0
 630 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 631 0012 002B     		cmp	r3, #0
 632 0014 0ED1     		bne	.L50
 633 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 634 0018 002B     		cmp	r3, #0
 635 001a 0BD1     		bne	.L50
 293:..//common/src/lpc17xx_gpio.c **** 		return (((LPC_GPIOINT->IO0IntStatR)>>pinNum)& 0x1);
 636              		.loc 1 293 0
 637 001c 48F28003 		movw	r3, #:lower16:1073905792
 638 0020 C4F20203 		movt	r3, #:upper16:1073905792
 639 0024 5A68     		ldr	r2, [r3, #4]
 640 0026 BB68     		ldr	r3, [r7, #8]
 641 0028 22FA03F3 		lsr	r3, r2, r3
 642 002c DBB2     		uxtb	r3, r3
 643 002e 03F00103 		and	r3, r3, #1
 644 0032 36E0     		b	.L51
 645              	.L50:
 294:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 2) && (edgeState == 0))
 646              		.loc 1 294 0
 647 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 648 0036 022B     		cmp	r3, #2
 649 0038 0ED1     		bne	.L52
 650 003a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 651 003c 002B     		cmp	r3, #0
 652 003e 0BD1     		bne	.L52
 295:..//common/src/lpc17xx_gpio.c **** 		return (((LPC_GPIOINT->IO2IntStatR)>>pinNum)& 0x1);
 653              		.loc 1 295 0
 654 0040 48F28003 		movw	r3, #:lower16:1073905792
 655 0044 C4F20203 		movt	r3, #:upper16:1073905792
 656 0048 5A6A     		ldr	r2, [r3, #36]
 657 004a BB68     		ldr	r3, [r7, #8]
 658 004c 22FA03F3 		lsr	r3, r2, r3
 659 0050 DBB2     		uxtb	r3, r3
 660 0052 03F00103 		and	r3, r3, #1
 661 0056 24E0     		b	.L51
 662              	.L52:
 296:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 0) && (edgeState == 1))//Falling Edge
 663              		.loc 1 296 0
 664 0058 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 665 005a 002B     		cmp	r3, #0
 666 005c 0ED1     		bne	.L53
 667 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 668 0060 012B     		cmp	r3, #1
 669 0062 0BD1     		bne	.L53
 297:..//common/src/lpc17xx_gpio.c **** 		return (((LPC_GPIOINT->IO0IntStatF)>>pinNum)& 0x1);
 670              		.loc 1 297 0
 671 0064 48F28003 		movw	r3, #:lower16:1073905792
 672 0068 C4F20203 		movt	r3, #:upper16:1073905792
 673 006c 9A68     		ldr	r2, [r3, #8]
 674 006e BB68     		ldr	r3, [r7, #8]
 675 0070 22FA03F3 		lsr	r3, r2, r3
 676 0074 DBB2     		uxtb	r3, r3
 677 0076 03F00103 		and	r3, r3, #1
 678 007a 12E0     		b	.L51
 679              	.L53:
 298:..//common/src/lpc17xx_gpio.c **** 	else if ((portNum == 2) && (edgeState == 1))
 680              		.loc 1 298 0
 681 007c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 682 007e 022B     		cmp	r3, #2
 683 0080 0ED1     		bne	.L54
 684 0082 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 685 0084 012B     		cmp	r3, #1
 686 0086 0BD1     		bne	.L54
 299:..//common/src/lpc17xx_gpio.c **** 		return (((LPC_GPIOINT->IO2IntStatF)>>pinNum)& 0x1);
 687              		.loc 1 299 0
 688 0088 48F28003 		movw	r3, #:lower16:1073905792
 689 008c C4F20203 		movt	r3, #:upper16:1073905792
 690 0090 9A6A     		ldr	r2, [r3, #40]
 691 0092 BB68     		ldr	r3, [r7, #8]
 692 0094 22FA03F3 		lsr	r3, r2, r3
 693 0098 DBB2     		uxtb	r3, r3
 694 009a 03F00103 		and	r3, r3, #1
 695 009e 00E0     		b	.L51
 696              	.L54:
 300:..//common/src/lpc17xx_gpio.c **** 	else
 301:..//common/src/lpc17xx_gpio.c **** 		//Error
 302:..//common/src/lpc17xx_gpio.c **** 		while(1);
 697              		.loc 1 302 0
 698 00a0 FEE7     		b	.L54
 699              	.L51:
 303:..//common/src/lpc17xx_gpio.c **** }
 700              		.loc 1 303 0
 701 00a2 1846     		mov	r0, r3
 702 00a4 07F11407 		add	r7, r7, #20
 703 00a8 BD46     		mov	sp, r7
 704 00aa 80BC     		pop	{r7}
 705 00ac 7047     		bx	lr
 706              		.cfi_endproc
 707              	.LFE37:
 709 00ae 00BF     		.section	.text.GPIO_ClearInt,"ax",%progbits
 710              		.align	2
 711              		.global	GPIO_ClearInt
 712              		.thumb
 713              		.thumb_func
 715              	GPIO_ClearInt:
 716              	.LFB38:
 304:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 305:..//common/src/lpc17xx_gpio.c ****  * @brief		Clear GPIO interrupt (just used for P0.0-P0.30, P2.0-P2.13)
 306:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 307:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
 308:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 309:..//common/src/lpc17xx_gpio.c ****  * @return		None
 310:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 311:..//common/src/lpc17xx_gpio.c **** void GPIO_ClearInt(uint8_t portNum, uint32_t bitValue)
 312:..//common/src/lpc17xx_gpio.c **** {
 717              		.loc 1 312 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 8
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722 0000 80B4     		push	{r7}
 723              	.LCFI27:
 724              		.cfi_def_cfa_offset 4
 725 0002 83B0     		sub	sp, sp, #12
 726              	.LCFI28:
 727              		.cfi_def_cfa_offset 16
 728 0004 00AF     		add	r7, sp, #0
 729              		.cfi_offset 7, -4
 730              	.LCFI29:
 731              		.cfi_def_cfa_register 7
 732 0006 0346     		mov	r3, r0
 733 0008 3960     		str	r1, [r7, #0]
 734 000a FB71     		strb	r3, [r7, #7]
 313:..//common/src/lpc17xx_gpio.c **** 	if(portNum == 0)
 735              		.loc 1 313 0
 736 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 737 000e 002B     		cmp	r3, #0
 738 0010 06D1     		bne	.L57
 314:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntClr = bitValue;
 739              		.loc 1 314 0
 740 0012 48F28003 		movw	r3, #:lower16:1073905792
 741 0016 C4F20203 		movt	r3, #:upper16:1073905792
 742 001a 3A68     		ldr	r2, [r7, #0]
 743 001c DA60     		str	r2, [r3, #12]
 744 001e 0AE0     		b	.L60
 745              	.L57:
 315:..//common/src/lpc17xx_gpio.c **** 	else if (portNum == 2)
 746              		.loc 1 315 0
 747 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 748 0022 022B     		cmp	r3, #2
 749 0024 06D1     		bne	.L59
 316:..//common/src/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntClr = bitValue;
 750              		.loc 1 316 0
 751 0026 48F28003 		movw	r3, #:lower16:1073905792
 752 002a C4F20203 		movt	r3, #:upper16:1073905792
 753 002e 3A68     		ldr	r2, [r7, #0]
 754 0030 DA62     		str	r2, [r3, #44]
 755 0032 00E0     		b	.L60
 756              	.L59:
 317:..//common/src/lpc17xx_gpio.c **** 	else
 318:..//common/src/lpc17xx_gpio.c **** 		//Invalid portNum
 319:..//common/src/lpc17xx_gpio.c **** 		while(1);
 757              		.loc 1 319 0
 758 0034 FEE7     		b	.L59
 759              	.L60:
 320:..//common/src/lpc17xx_gpio.c **** }
 760              		.loc 1 320 0
 761 0036 07F10C07 		add	r7, r7, #12
 762 003a BD46     		mov	sp, r7
 763 003c 80BC     		pop	{r7}
 764 003e 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE38:
 768              		.section	.text.FIO_SetDir,"ax",%progbits
 769              		.align	2
 770              		.global	FIO_SetDir
 771              		.thumb
 772              		.thumb_func
 774              	FIO_SetDir:
 775              	.LFB39:
 321:..//common/src/lpc17xx_gpio.c **** 
 322:..//common/src/lpc17xx_gpio.c **** /* FIO word accessible ----------------------------------------------------------------- */
 323:..//common/src/lpc17xx_gpio.c **** /* Stub function for FIO (word-accessible) style */
 324:..//common/src/lpc17xx_gpio.c **** 
 325:..//common/src/lpc17xx_gpio.c **** /**
 326:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_SetDir()
 327:..//common/src/lpc17xx_gpio.c ****  */
 328:..//common/src/lpc17xx_gpio.c **** void FIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)
 329:..//common/src/lpc17xx_gpio.c **** {
 776              		.loc 1 329 0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 16
 779              		@ frame_needed = 1, uses_anonymous_args = 0
 780 0000 80B5     		push	{r7, lr}
 781              	.LCFI30:
 782              		.cfi_def_cfa_offset 8
 783 0002 84B0     		sub	sp, sp, #16
 784              	.LCFI31:
 785              		.cfi_def_cfa_offset 24
 786 0004 00AF     		add	r7, sp, #0
 787              		.cfi_offset 14, -4
 788              		.cfi_offset 7, -8
 789              	.LCFI32:
 790              		.cfi_def_cfa_register 7
 791 0006 B960     		str	r1, [r7, #8]
 792 0008 1346     		mov	r3, r2
 793 000a 0246     		mov	r2, r0
 794 000c FA73     		strb	r2, [r7, #15]
 795 000e FB71     		strb	r3, [r7, #7]
 330:..//common/src/lpc17xx_gpio.c **** 	GPIO_SetDir(portNum, bitValue, dir);
 796              		.loc 1 330 0
 797 0010 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 798 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 799 0014 1046     		mov	r0, r2
 800 0016 B968     		ldr	r1, [r7, #8]
 801 0018 1A46     		mov	r2, r3
 802 001a 40F20003 		movw	r3, #:lower16:GPIO_SetDir
 803 001e C0F20003 		movt	r3, #:upper16:GPIO_SetDir
 804 0022 9847     		blx	r3
 331:..//common/src/lpc17xx_gpio.c **** }
 805              		.loc 1 331 0
 806 0024 07F11007 		add	r7, r7, #16
 807 0028 BD46     		mov	sp, r7
 808 002a 80BD     		pop	{r7, pc}
 809              		.cfi_endproc
 810              	.LFE39:
 812              		.section	.text.FIO_SetValue,"ax",%progbits
 813              		.align	2
 814              		.global	FIO_SetValue
 815              		.thumb
 816              		.thumb_func
 818              	FIO_SetValue:
 819              	.LFB40:
 332:..//common/src/lpc17xx_gpio.c **** 
 333:..//common/src/lpc17xx_gpio.c **** /**
 334:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_SetValue()
 335:..//common/src/lpc17xx_gpio.c ****  */
 336:..//common/src/lpc17xx_gpio.c **** void FIO_SetValue(uint8_t portNum, uint32_t bitValue)
 337:..//common/src/lpc17xx_gpio.c **** {
 820              		.loc 1 337 0
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 8
 823              		@ frame_needed = 1, uses_anonymous_args = 0
 824 0000 80B5     		push	{r7, lr}
 825              	.LCFI33:
 826              		.cfi_def_cfa_offset 8
 827 0002 82B0     		sub	sp, sp, #8
 828              	.LCFI34:
 829              		.cfi_def_cfa_offset 16
 830 0004 00AF     		add	r7, sp, #0
 831              		.cfi_offset 14, -4
 832              		.cfi_offset 7, -8
 833              	.LCFI35:
 834              		.cfi_def_cfa_register 7
 835 0006 0346     		mov	r3, r0
 836 0008 3960     		str	r1, [r7, #0]
 837 000a FB71     		strb	r3, [r7, #7]
 338:..//common/src/lpc17xx_gpio.c **** 	GPIO_SetValue(portNum, bitValue);
 838              		.loc 1 338 0
 839 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 840 000e 1846     		mov	r0, r3
 841 0010 3968     		ldr	r1, [r7, #0]
 842 0012 40F20003 		movw	r3, #:lower16:GPIO_SetValue
 843 0016 C0F20003 		movt	r3, #:upper16:GPIO_SetValue
 844 001a 9847     		blx	r3
 339:..//common/src/lpc17xx_gpio.c **** }
 845              		.loc 1 339 0
 846 001c 07F10807 		add	r7, r7, #8
 847 0020 BD46     		mov	sp, r7
 848 0022 80BD     		pop	{r7, pc}
 849              		.cfi_endproc
 850              	.LFE40:
 852              		.section	.text.FIO_ClearValue,"ax",%progbits
 853              		.align	2
 854              		.global	FIO_ClearValue
 855              		.thumb
 856              		.thumb_func
 858              	FIO_ClearValue:
 859              	.LFB41:
 340:..//common/src/lpc17xx_gpio.c **** 
 341:..//common/src/lpc17xx_gpio.c **** /**
 342:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_ClearValue()
 343:..//common/src/lpc17xx_gpio.c ****  */
 344:..//common/src/lpc17xx_gpio.c **** void FIO_ClearValue(uint8_t portNum, uint32_t bitValue)
 345:..//common/src/lpc17xx_gpio.c **** {
 860              		.loc 1 345 0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 8
 863              		@ frame_needed = 1, uses_anonymous_args = 0
 864 0000 80B5     		push	{r7, lr}
 865              	.LCFI36:
 866              		.cfi_def_cfa_offset 8
 867 0002 82B0     		sub	sp, sp, #8
 868              	.LCFI37:
 869              		.cfi_def_cfa_offset 16
 870 0004 00AF     		add	r7, sp, #0
 871              		.cfi_offset 14, -4
 872              		.cfi_offset 7, -8
 873              	.LCFI38:
 874              		.cfi_def_cfa_register 7
 875 0006 0346     		mov	r3, r0
 876 0008 3960     		str	r1, [r7, #0]
 877 000a FB71     		strb	r3, [r7, #7]
 346:..//common/src/lpc17xx_gpio.c **** 	GPIO_ClearValue(portNum, bitValue);
 878              		.loc 1 346 0
 879 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 880 000e 1846     		mov	r0, r3
 881 0010 3968     		ldr	r1, [r7, #0]
 882 0012 40F20003 		movw	r3, #:lower16:GPIO_ClearValue
 883 0016 C0F20003 		movt	r3, #:upper16:GPIO_ClearValue
 884 001a 9847     		blx	r3
 347:..//common/src/lpc17xx_gpio.c **** }
 885              		.loc 1 347 0
 886 001c 07F10807 		add	r7, r7, #8
 887 0020 BD46     		mov	sp, r7
 888 0022 80BD     		pop	{r7, pc}
 889              		.cfi_endproc
 890              	.LFE41:
 892              		.section	.text.FIO_ReadValue,"ax",%progbits
 893              		.align	2
 894              		.global	FIO_ReadValue
 895              		.thumb
 896              		.thumb_func
 898              	FIO_ReadValue:
 899              	.LFB42:
 348:..//common/src/lpc17xx_gpio.c **** 
 349:..//common/src/lpc17xx_gpio.c **** /**
 350:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_ReadValue()
 351:..//common/src/lpc17xx_gpio.c ****  */
 352:..//common/src/lpc17xx_gpio.c **** uint32_t FIO_ReadValue(uint8_t portNum)
 353:..//common/src/lpc17xx_gpio.c **** {
 900              		.loc 1 353 0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 8
 903              		@ frame_needed = 1, uses_anonymous_args = 0
 904 0000 80B5     		push	{r7, lr}
 905              	.LCFI39:
 906              		.cfi_def_cfa_offset 8
 907 0002 82B0     		sub	sp, sp, #8
 908              	.LCFI40:
 909              		.cfi_def_cfa_offset 16
 910 0004 00AF     		add	r7, sp, #0
 911              		.cfi_offset 14, -4
 912              		.cfi_offset 7, -8
 913              	.LCFI41:
 914              		.cfi_def_cfa_register 7
 915 0006 0346     		mov	r3, r0
 916 0008 FB71     		strb	r3, [r7, #7]
 354:..//common/src/lpc17xx_gpio.c **** 	return (GPIO_ReadValue(portNum));
 917              		.loc 1 354 0
 918 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 919 000c 1846     		mov	r0, r3
 920 000e 40F20003 		movw	r3, #:lower16:GPIO_ReadValue
 921 0012 C0F20003 		movt	r3, #:upper16:GPIO_ReadValue
 922 0016 9847     		blx	r3
 923 0018 0346     		mov	r3, r0
 355:..//common/src/lpc17xx_gpio.c **** }
 924              		.loc 1 355 0
 925 001a 1846     		mov	r0, r3
 926 001c 07F10807 		add	r7, r7, #8
 927 0020 BD46     		mov	sp, r7
 928 0022 80BD     		pop	{r7, pc}
 929              		.cfi_endproc
 930              	.LFE42:
 932              		.section	.text.FIO_IntCmd,"ax",%progbits
 933              		.align	2
 934              		.global	FIO_IntCmd
 935              		.thumb
 936              		.thumb_func
 938              	FIO_IntCmd:
 939              	.LFB43:
 356:..//common/src/lpc17xx_gpio.c **** 
 357:..//common/src/lpc17xx_gpio.c **** /**
 358:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_IntCmd()
 359:..//common/src/lpc17xx_gpio.c ****  */
 360:..//common/src/lpc17xx_gpio.c **** void FIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)
 361:..//common/src/lpc17xx_gpio.c **** {
 940              		.loc 1 361 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 16
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944 0000 80B5     		push	{r7, lr}
 945              	.LCFI42:
 946              		.cfi_def_cfa_offset 8
 947 0002 84B0     		sub	sp, sp, #16
 948              	.LCFI43:
 949              		.cfi_def_cfa_offset 24
 950 0004 00AF     		add	r7, sp, #0
 951              		.cfi_offset 14, -4
 952              		.cfi_offset 7, -8
 953              	.LCFI44:
 954              		.cfi_def_cfa_register 7
 955 0006 B960     		str	r1, [r7, #8]
 956 0008 1346     		mov	r3, r2
 957 000a 0246     		mov	r2, r0
 958 000c FA73     		strb	r2, [r7, #15]
 959 000e FB71     		strb	r3, [r7, #7]
 362:..//common/src/lpc17xx_gpio.c **** 	GPIO_IntCmd(portNum, bitValue, edgeState);
 960              		.loc 1 362 0
 961 0010 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 962 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 963 0014 1046     		mov	r0, r2
 964 0016 B968     		ldr	r1, [r7, #8]
 965 0018 1A46     		mov	r2, r3
 966 001a 40F20003 		movw	r3, #:lower16:GPIO_IntCmd
 967 001e C0F20003 		movt	r3, #:upper16:GPIO_IntCmd
 968 0022 9847     		blx	r3
 363:..//common/src/lpc17xx_gpio.c **** }
 969              		.loc 1 363 0
 970 0024 07F11007 		add	r7, r7, #16
 971 0028 BD46     		mov	sp, r7
 972 002a 80BD     		pop	{r7, pc}
 973              		.cfi_endproc
 974              	.LFE43:
 976              		.section	.text.FIO_GetIntStatus,"ax",%progbits
 977              		.align	2
 978              		.global	FIO_GetIntStatus
 979              		.thumb
 980              		.thumb_func
 982              	FIO_GetIntStatus:
 983              	.LFB44:
 364:..//common/src/lpc17xx_gpio.c **** 
 365:..//common/src/lpc17xx_gpio.c **** /**
 366:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_GetIntStatus()
 367:..//common/src/lpc17xx_gpio.c ****  */
 368:..//common/src/lpc17xx_gpio.c **** FunctionalState FIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)
 369:..//common/src/lpc17xx_gpio.c **** {
 984              		.loc 1 369 0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 16
 987              		@ frame_needed = 1, uses_anonymous_args = 0
 988 0000 80B5     		push	{r7, lr}
 989              	.LCFI45:
 990              		.cfi_def_cfa_offset 8
 991 0002 84B0     		sub	sp, sp, #16
 992              	.LCFI46:
 993              		.cfi_def_cfa_offset 24
 994 0004 00AF     		add	r7, sp, #0
 995              		.cfi_offset 14, -4
 996              		.cfi_offset 7, -8
 997              	.LCFI47:
 998              		.cfi_def_cfa_register 7
 999 0006 B960     		str	r1, [r7, #8]
 1000 0008 1346     		mov	r3, r2
 1001 000a 0246     		mov	r2, r0
 1002 000c FA73     		strb	r2, [r7, #15]
 1003 000e FB71     		strb	r3, [r7, #7]
 370:..//common/src/lpc17xx_gpio.c **** 	return (GPIO_GetIntStatus(portNum, pinNum, edgeState));
 1004              		.loc 1 370 0
 1005 0010 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1006 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1007 0014 1046     		mov	r0, r2
 1008 0016 B968     		ldr	r1, [r7, #8]
 1009 0018 1A46     		mov	r2, r3
 1010 001a 40F20003 		movw	r3, #:lower16:GPIO_GetIntStatus
 1011 001e C0F20003 		movt	r3, #:upper16:GPIO_GetIntStatus
 1012 0022 9847     		blx	r3
 1013 0024 0346     		mov	r3, r0
 371:..//common/src/lpc17xx_gpio.c **** }
 1014              		.loc 1 371 0
 1015 0026 1846     		mov	r0, r3
 1016 0028 07F11007 		add	r7, r7, #16
 1017 002c BD46     		mov	sp, r7
 1018 002e 80BD     		pop	{r7, pc}
 1019              		.cfi_endproc
 1020              	.LFE44:
 1022              		.section	.text.FIO_ClearInt,"ax",%progbits
 1023              		.align	2
 1024              		.global	FIO_ClearInt
 1025              		.thumb
 1026              		.thumb_func
 1028              	FIO_ClearInt:
 1029              	.LFB45:
 372:..//common/src/lpc17xx_gpio.c **** 
 373:..//common/src/lpc17xx_gpio.c **** /**
 374:..//common/src/lpc17xx_gpio.c ****  * @brief The same with GPIO_ClearInt()
 375:..//common/src/lpc17xx_gpio.c ****  */
 376:..//common/src/lpc17xx_gpio.c **** void FIO_ClearInt(uint8_t portNum, uint32_t bitValue)
 377:..//common/src/lpc17xx_gpio.c **** {
 1030              		.loc 1 377 0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 8
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034 0000 80B5     		push	{r7, lr}
 1035              	.LCFI48:
 1036              		.cfi_def_cfa_offset 8
 1037 0002 82B0     		sub	sp, sp, #8
 1038              	.LCFI49:
 1039              		.cfi_def_cfa_offset 16
 1040 0004 00AF     		add	r7, sp, #0
 1041              		.cfi_offset 14, -4
 1042              		.cfi_offset 7, -8
 1043              	.LCFI50:
 1044              		.cfi_def_cfa_register 7
 1045 0006 0346     		mov	r3, r0
 1046 0008 3960     		str	r1, [r7, #0]
 1047 000a FB71     		strb	r3, [r7, #7]
 378:..//common/src/lpc17xx_gpio.c **** 	GPIO_ClearInt(portNum, bitValue);
 1048              		.loc 1 378 0
 1049 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1050 000e 1846     		mov	r0, r3
 1051 0010 3968     		ldr	r1, [r7, #0]
 1052 0012 40F20003 		movw	r3, #:lower16:GPIO_ClearInt
 1053 0016 C0F20003 		movt	r3, #:upper16:GPIO_ClearInt
 1054 001a 9847     		blx	r3
 379:..//common/src/lpc17xx_gpio.c **** }
 1055              		.loc 1 379 0
 1056 001c 07F10807 		add	r7, r7, #8
 1057 0020 BD46     		mov	sp, r7
 1058 0022 80BD     		pop	{r7, pc}
 1059              		.cfi_endproc
 1060              	.LFE45:
 1062              		.section	.text.FIO_SetMask,"ax",%progbits
 1063              		.align	2
 1064              		.global	FIO_SetMask
 1065              		.thumb
 1066              		.thumb_func
 1068              	FIO_SetMask:
 1069              	.LFB46:
 380:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 381:..//common/src/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port
 382:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 383:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 384:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 385:..//common/src/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 386:..//common/src/lpc17xx_gpio.c ****  * 							- 0: not mask.
 387:..//common/src/lpc17xx_gpio.c ****  * 							- 1: mask.
 388:..//common/src/lpc17xx_gpio.c ****  * @return		None
 389:..//common/src/lpc17xx_gpio.c ****  *
 390:..//common/src/lpc17xx_gpio.c ****  * Note:
 391:..//common/src/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 392:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 393:..//common/src/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 394:..//common/src/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 395:..//common/src/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 396:..//common/src/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 397:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 398:..//common/src/lpc17xx_gpio.c **** void FIO_SetMask(uint8_t portNum, uint32_t bitValue, uint8_t maskValue)
 399:..//common/src/lpc17xx_gpio.c **** {
 1070              		.loc 1 399 0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 24
 1073              		@ frame_needed = 1, uses_anonymous_args = 0
 1074 0000 80B5     		push	{r7, lr}
 1075              	.LCFI51:
 1076              		.cfi_def_cfa_offset 8
 1077 0002 86B0     		sub	sp, sp, #24
 1078              	.LCFI52:
 1079              		.cfi_def_cfa_offset 32
 1080 0004 00AF     		add	r7, sp, #0
 1081              		.cfi_offset 14, -4
 1082              		.cfi_offset 7, -8
 1083              	.LCFI53:
 1084              		.cfi_def_cfa_register 7
 1085 0006 B960     		str	r1, [r7, #8]
 1086 0008 1346     		mov	r3, r2
 1087 000a 0246     		mov	r2, r0
 1088 000c FA73     		strb	r2, [r7, #15]
 1089 000e FB71     		strb	r3, [r7, #7]
 400:..//common/src/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pFIO = GPIO_GetPointer(portNum);
 1090              		.loc 1 400 0
 1091 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1092 0012 1846     		mov	r0, r3
 1093 0014 40F20003 		movw	r3, #:lower16:GPIO_GetPointer
 1094 0018 C0F20003 		movt	r3, #:upper16:GPIO_GetPointer
 1095 001c 9847     		blx	r3
 1096 001e 0346     		mov	r3, r0
 1097 0020 7B61     		str	r3, [r7, #20]
 401:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1098              		.loc 1 401 0
 1099 0022 7B69     		ldr	r3, [r7, #20]
 1100 0024 002B     		cmp	r3, #0
 1101 0026 13D0     		beq	.L78
 402:..//common/src/lpc17xx_gpio.c **** 		// Mask
 403:..//common/src/lpc17xx_gpio.c **** 		if (maskValue){
 1102              		.loc 1 403 0
 1103 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1104 002a 002B     		cmp	r3, #0
 1105 002c 07D0     		beq	.L77
 404:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOMASK |= bitValue;
 1106              		.loc 1 404 0
 1107 002e 7B69     		ldr	r3, [r7, #20]
 1108 0030 1A69     		ldr	r2, [r3, #16]
 1109 0032 BB68     		ldr	r3, [r7, #8]
 1110 0034 42EA0302 		orr	r2, r2, r3
 1111 0038 7B69     		ldr	r3, [r7, #20]
 1112 003a 1A61     		str	r2, [r3, #16]
 1113 003c 08E0     		b	.L78
 1114              	.L77:
 405:..//common/src/lpc17xx_gpio.c **** 		}
 406:..//common/src/lpc17xx_gpio.c **** 		// Un-mask
 407:..//common/src/lpc17xx_gpio.c **** 		else {
 408:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOMASK &= ~bitValue;
 1115              		.loc 1 408 0
 1116 003e 7B69     		ldr	r3, [r7, #20]
 1117 0040 1A69     		ldr	r2, [r3, #16]
 1118 0042 BB68     		ldr	r3, [r7, #8]
 1119 0044 6FEA0303 		mvn	r3, r3
 1120 0048 02EA0302 		and	r2, r2, r3
 1121 004c 7B69     		ldr	r3, [r7, #20]
 1122 004e 1A61     		str	r2, [r3, #16]
 1123              	.L78:
 409:..//common/src/lpc17xx_gpio.c **** 		}
 410:..//common/src/lpc17xx_gpio.c **** 	}
 411:..//common/src/lpc17xx_gpio.c **** }
 1124              		.loc 1 411 0
 1125 0050 07F11807 		add	r7, r7, #24
 1126 0054 BD46     		mov	sp, r7
 1127 0056 80BD     		pop	{r7, pc}
 1128              		.cfi_endproc
 1129              	.LFE46:
 1131              		.section	.text.FIO_HalfWordSetDir,"ax",%progbits
 1132              		.align	2
 1133              		.global	FIO_HalfWordSetDir
 1134              		.thumb
 1135              		.thumb_func
 1137              	FIO_HalfWordSetDir:
 1138              	.LFB47:
 412:..//common/src/lpc17xx_gpio.c **** 
 413:..//common/src/lpc17xx_gpio.c **** 
 414:..//common/src/lpc17xx_gpio.c **** /* FIO halfword accessible ------------------------------------------------------------- */
 415:..//common/src/lpc17xx_gpio.c **** 
 416:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 417:..//common/src/lpc17xx_gpio.c ****  * @brief		Set direction for FIO port in halfword accessible style
 418:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 419:..//common/src/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 420:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set direction,
 421:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 422:..//common/src/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 423:..//common/src/lpc17xx_gpio.c ****  * 							- 0: Input.
 424:..//common/src/lpc17xx_gpio.c ****  * 							- 1: Output.
 425:..//common/src/lpc17xx_gpio.c ****  * @return		None
 426:..//common/src/lpc17xx_gpio.c ****  *
 427:..//common/src/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 428:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 429:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 430:..//common/src/lpc17xx_gpio.c **** void FIO_HalfWordSetDir(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t dir)
 431:..//common/src/lpc17xx_gpio.c **** {
 1139              		.loc 1 431 0
 1140              		.cfi_startproc
 1141              		@ args = 0, pretend = 0, frame = 16
 1142              		@ frame_needed = 1, uses_anonymous_args = 0
 1143 0000 80B5     		push	{r7, lr}
 1144              	.LCFI54:
 1145              		.cfi_def_cfa_offset 8
 1146 0002 84B0     		sub	sp, sp, #16
 1147              	.LCFI55:
 1148              		.cfi_def_cfa_offset 24
 1149 0004 00AF     		add	r7, sp, #0
 1150              		.cfi_offset 14, -4
 1151              		.cfi_offset 7, -8
 1152              	.LCFI56:
 1153              		.cfi_def_cfa_register 7
 1154 0006 F871     		strb	r0, [r7, #7]
 1155 0008 B971     		strb	r1, [r7, #6]
 1156 000a BA80     		strh	r2, [r7, #4]	@ movhi
 1157 000c FB70     		strb	r3, [r7, #3]
 432:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1158              		.loc 1 432 0
 1159 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1160 0010 1846     		mov	r0, r3
 1161 0012 40F20003 		movw	r3, #:lower16:FIO_HalfWordGetPointer
 1162 0016 C0F20003 		movt	r3, #:upper16:FIO_HalfWordGetPointer
 1163 001a 9847     		blx	r3
 1164 001c 0346     		mov	r3, r0
 1165 001e FB60     		str	r3, [r7, #12]
 433:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1166              		.loc 1 433 0
 1167 0020 FB68     		ldr	r3, [r7, #12]
 1168 0022 002B     		cmp	r3, #0
 1169 0024 39D0     		beq	.L85
 434:..//common/src/lpc17xx_gpio.c **** 		// Output direction
 435:..//common/src/lpc17xx_gpio.c **** 		if (dir) {
 1170              		.loc 1 435 0
 1171 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1172 0028 002B     		cmp	r3, #0
 1173 002a 16D0     		beq	.L81
 436:..//common/src/lpc17xx_gpio.c **** 			// Upper
 437:..//common/src/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1174              		.loc 1 437 0
 1175 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1176 002e 002B     		cmp	r3, #0
 1177 0030 09D0     		beq	.L82
 438:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIRU |= bitValue;
 1178              		.loc 1 438 0
 1179 0032 FB68     		ldr	r3, [r7, #12]
 1180 0034 5B88     		ldrh	r3, [r3, #2]	@ movhi
 1181 0036 9AB2     		uxth	r2, r3
 1182 0038 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1183 003a 42EA0303 		orr	r3, r2, r3
 1184 003e 9AB2     		uxth	r2, r3
 1185 0040 FB68     		ldr	r3, [r7, #12]
 1186 0042 5A80     		strh	r2, [r3, #2]	@ movhi
 439:..//common/src/lpc17xx_gpio.c **** 			}
 440:..//common/src/lpc17xx_gpio.c **** 			// lower
 441:..//common/src/lpc17xx_gpio.c **** 			else {
 442:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIRL |= bitValue;
 1187              		.loc 1 442 0
 1188 0044 29E0     		b	.L85
 1189              	.L82:
 1190 0046 FB68     		ldr	r3, [r7, #12]
 1191 0048 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1192 004a 9AB2     		uxth	r2, r3
 1193 004c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1194 004e 42EA0303 		orr	r3, r2, r3
 1195 0052 9AB2     		uxth	r2, r3
 1196 0054 FB68     		ldr	r3, [r7, #12]
 1197 0056 1A80     		strh	r2, [r3, #0]	@ movhi
 1198 0058 1FE0     		b	.L85
 1199              	.L81:
 443:..//common/src/lpc17xx_gpio.c **** 			}
 444:..//common/src/lpc17xx_gpio.c **** 		}
 445:..//common/src/lpc17xx_gpio.c **** 		// Input direction
 446:..//common/src/lpc17xx_gpio.c **** 		else {
 447:..//common/src/lpc17xx_gpio.c **** 			// Upper
 448:..//common/src/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1200              		.loc 1 448 0
 1201 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1202 005c 002B     		cmp	r3, #0
 1203 005e 0ED0     		beq	.L84
 449:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIRU &= ~bitValue;
 1204              		.loc 1 449 0
 1205 0060 FB68     		ldr	r3, [r7, #12]
 1206 0062 5B88     		ldrh	r3, [r3, #2]	@ movhi
 1207 0064 9BB2     		uxth	r3, r3
 1208 0066 1A46     		mov	r2, r3
 1209 0068 BB88     		ldrh	r3, [r7, #4]
 1210 006a 6FEA0303 		mvn	r3, r3
 1211 006e 9BB2     		uxth	r3, r3
 1212 0070 02EA0303 		and	r3, r2, r3
 1213 0074 9BB2     		uxth	r3, r3
 1214 0076 9AB2     		uxth	r2, r3
 1215 0078 FB68     		ldr	r3, [r7, #12]
 1216 007a 5A80     		strh	r2, [r3, #2]	@ movhi
 1217 007c 0DE0     		b	.L85
 1218              	.L84:
 450:..//common/src/lpc17xx_gpio.c **** 			}
 451:..//common/src/lpc17xx_gpio.c **** 			// lower
 452:..//common/src/lpc17xx_gpio.c **** 			else {
 453:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIRL &= ~bitValue;
 1219              		.loc 1 453 0
 1220 007e FB68     		ldr	r3, [r7, #12]
 1221 0080 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1222 0082 9BB2     		uxth	r3, r3
 1223 0084 1A46     		mov	r2, r3
 1224 0086 BB88     		ldrh	r3, [r7, #4]
 1225 0088 6FEA0303 		mvn	r3, r3
 1226 008c 9BB2     		uxth	r3, r3
 1227 008e 02EA0303 		and	r3, r2, r3
 1228 0092 9BB2     		uxth	r3, r3
 1229 0094 9AB2     		uxth	r2, r3
 1230 0096 FB68     		ldr	r3, [r7, #12]
 1231 0098 1A80     		strh	r2, [r3, #0]	@ movhi
 1232              	.L85:
 454:..//common/src/lpc17xx_gpio.c **** 			}
 455:..//common/src/lpc17xx_gpio.c **** 		}
 456:..//common/src/lpc17xx_gpio.c **** 	}
 457:..//common/src/lpc17xx_gpio.c **** }
 1233              		.loc 1 457 0
 1234 009a 07F11007 		add	r7, r7, #16
 1235 009e BD46     		mov	sp, r7
 1236 00a0 80BD     		pop	{r7, pc}
 1237              		.cfi_endproc
 1238              	.LFE47:
 1240 00a2 00BF     		.section	.text.FIO_HalfWordSetMask,"ax",%progbits
 1241              		.align	2
 1242              		.global	FIO_HalfWordSetMask
 1243              		.thumb
 1244              		.thumb_func
 1246              	FIO_HalfWordSetMask:
 1247              	.LFB48:
 458:..//common/src/lpc17xx_gpio.c **** 
 459:..//common/src/lpc17xx_gpio.c **** 
 460:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 461:..//common/src/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port in halfword accessible style
 462:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 463:..//common/src/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 464:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 465:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 466:..//common/src/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 467:..//common/src/lpc17xx_gpio.c ****  * 					- 0: not mask.
 468:..//common/src/lpc17xx_gpio.c ****  * 					- 1: mask.
 469:..//common/src/lpc17xx_gpio.c ****  * @return		None
 470:..//common/src/lpc17xx_gpio.c ****  *
 471:..//common/src/lpc17xx_gpio.c ****  * Note:
 472:..//common/src/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 473:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 474:..//common/src/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 475:..//common/src/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 476:..//common/src/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 477:..//common/src/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 478:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 479:..//common/src/lpc17xx_gpio.c **** void FIO_HalfWordSetMask(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t maskValue
 480:..//common/src/lpc17xx_gpio.c **** {
 1248              		.loc 1 480 0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 16
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252 0000 80B5     		push	{r7, lr}
 1253              	.LCFI57:
 1254              		.cfi_def_cfa_offset 8
 1255 0002 84B0     		sub	sp, sp, #16
 1256              	.LCFI58:
 1257              		.cfi_def_cfa_offset 24
 1258 0004 00AF     		add	r7, sp, #0
 1259              		.cfi_offset 14, -4
 1260              		.cfi_offset 7, -8
 1261              	.LCFI59:
 1262              		.cfi_def_cfa_register 7
 1263 0006 F871     		strb	r0, [r7, #7]
 1264 0008 B971     		strb	r1, [r7, #6]
 1265 000a BA80     		strh	r2, [r7, #4]	@ movhi
 1266 000c FB70     		strb	r3, [r7, #3]
 481:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1267              		.loc 1 481 0
 1268 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1269 0010 1846     		mov	r0, r3
 1270 0012 40F20003 		movw	r3, #:lower16:FIO_HalfWordGetPointer
 1271 0016 C0F20003 		movt	r3, #:upper16:FIO_HalfWordGetPointer
 1272 001a 9847     		blx	r3
 1273 001c 0346     		mov	r3, r0
 1274 001e FB60     		str	r3, [r7, #12]
 482:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1275              		.loc 1 482 0
 1276 0020 FB68     		ldr	r3, [r7, #12]
 1277 0022 002B     		cmp	r3, #0
 1278 0024 39D0     		beq	.L92
 483:..//common/src/lpc17xx_gpio.c **** 		// Mask
 484:..//common/src/lpc17xx_gpio.c **** 		if (maskValue){
 1279              		.loc 1 484 0
 1280 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1281 0028 002B     		cmp	r3, #0
 1282 002a 16D0     		beq	.L88
 485:..//common/src/lpc17xx_gpio.c **** 			// Upper
 486:..//common/src/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1283              		.loc 1 486 0
 1284 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1285 002e 002B     		cmp	r3, #0
 1286 0030 09D0     		beq	.L89
 487:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASKU |= bitValue;
 1287              		.loc 1 487 0
 1288 0032 FB68     		ldr	r3, [r7, #12]
 1289 0034 5B8A     		ldrh	r3, [r3, #18]	@ movhi
 1290 0036 9AB2     		uxth	r2, r3
 1291 0038 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1292 003a 42EA0303 		orr	r3, r2, r3
 1293 003e 9AB2     		uxth	r2, r3
 1294 0040 FB68     		ldr	r3, [r7, #12]
 1295 0042 5A82     		strh	r2, [r3, #18]	@ movhi
 488:..//common/src/lpc17xx_gpio.c **** 			}
 489:..//common/src/lpc17xx_gpio.c **** 			// lower
 490:..//common/src/lpc17xx_gpio.c **** 			else {
 491:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASKL |= bitValue;
 1296              		.loc 1 491 0
 1297 0044 29E0     		b	.L92
 1298              	.L89:
 1299 0046 FB68     		ldr	r3, [r7, #12]
 1300 0048 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1301 004a 9AB2     		uxth	r2, r3
 1302 004c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1303 004e 42EA0303 		orr	r3, r2, r3
 1304 0052 9AB2     		uxth	r2, r3
 1305 0054 FB68     		ldr	r3, [r7, #12]
 1306 0056 1A82     		strh	r2, [r3, #16]	@ movhi
 1307 0058 1FE0     		b	.L92
 1308              	.L88:
 492:..//common/src/lpc17xx_gpio.c **** 			}
 493:..//common/src/lpc17xx_gpio.c **** 		}
 494:..//common/src/lpc17xx_gpio.c **** 		// Un-mask
 495:..//common/src/lpc17xx_gpio.c **** 		else {
 496:..//common/src/lpc17xx_gpio.c **** 			// Upper
 497:..//common/src/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1309              		.loc 1 497 0
 1310 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1311 005c 002B     		cmp	r3, #0
 1312 005e 0ED0     		beq	.L91
 498:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASKU &= ~bitValue;
 1313              		.loc 1 498 0
 1314 0060 FB68     		ldr	r3, [r7, #12]
 1315 0062 5B8A     		ldrh	r3, [r3, #18]	@ movhi
 1316 0064 9BB2     		uxth	r3, r3
 1317 0066 1A46     		mov	r2, r3
 1318 0068 BB88     		ldrh	r3, [r7, #4]
 1319 006a 6FEA0303 		mvn	r3, r3
 1320 006e 9BB2     		uxth	r3, r3
 1321 0070 02EA0303 		and	r3, r2, r3
 1322 0074 9BB2     		uxth	r3, r3
 1323 0076 9AB2     		uxth	r2, r3
 1324 0078 FB68     		ldr	r3, [r7, #12]
 1325 007a 5A82     		strh	r2, [r3, #18]	@ movhi
 1326 007c 0DE0     		b	.L92
 1327              	.L91:
 499:..//common/src/lpc17xx_gpio.c **** 			}
 500:..//common/src/lpc17xx_gpio.c **** 			// lower
 501:..//common/src/lpc17xx_gpio.c **** 			else {
 502:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASKL &= ~bitValue;
 1328              		.loc 1 502 0
 1329 007e FB68     		ldr	r3, [r7, #12]
 1330 0080 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1331 0082 9BB2     		uxth	r3, r3
 1332 0084 1A46     		mov	r2, r3
 1333 0086 BB88     		ldrh	r3, [r7, #4]
 1334 0088 6FEA0303 		mvn	r3, r3
 1335 008c 9BB2     		uxth	r3, r3
 1336 008e 02EA0303 		and	r3, r2, r3
 1337 0092 9BB2     		uxth	r3, r3
 1338 0094 9AB2     		uxth	r2, r3
 1339 0096 FB68     		ldr	r3, [r7, #12]
 1340 0098 1A82     		strh	r2, [r3, #16]	@ movhi
 1341              	.L92:
 503:..//common/src/lpc17xx_gpio.c **** 			}
 504:..//common/src/lpc17xx_gpio.c **** 		}
 505:..//common/src/lpc17xx_gpio.c **** 	}
 506:..//common/src/lpc17xx_gpio.c **** }
 1342              		.loc 1 506 0
 1343 009a 07F11007 		add	r7, r7, #16
 1344 009e BD46     		mov	sp, r7
 1345 00a0 80BD     		pop	{r7, pc}
 1346              		.cfi_endproc
 1347              	.LFE48:
 1349 00a2 00BF     		.section	.text.FIO_HalfWordSetValue,"ax",%progbits
 1350              		.align	2
 1351              		.global	FIO_HalfWordSetValue
 1352              		.thumb
 1353              		.thumb_func
 1355              	FIO_HalfWordSetValue:
 1356              	.LFB49:
 507:..//common/src/lpc17xx_gpio.c **** 
 508:..//common/src/lpc17xx_gpio.c **** 
 509:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 510:..//common/src/lpc17xx_gpio.c ****  * @brief		Set bits for FIO port in halfword accessible style
 511:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 512:..//common/src/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 513:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 514:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 515:..//common/src/lpc17xx_gpio.c ****  * @return		None
 516:..//common/src/lpc17xx_gpio.c ****  *
 517:..//common/src/lpc17xx_gpio.c ****  * Note:
 518:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 519:..//common/src/lpc17xx_gpio.c ****  * not effect.
 520:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 521:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 522:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 523:..//common/src/lpc17xx_gpio.c **** void FIO_HalfWordSetValue(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue)
 524:..//common/src/lpc17xx_gpio.c **** {
 1357              		.loc 1 524 0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 16
 1360              		@ frame_needed = 1, uses_anonymous_args = 0
 1361 0000 80B5     		push	{r7, lr}
 1362              	.LCFI60:
 1363              		.cfi_def_cfa_offset 8
 1364 0002 84B0     		sub	sp, sp, #16
 1365              	.LCFI61:
 1366              		.cfi_def_cfa_offset 24
 1367 0004 00AF     		add	r7, sp, #0
 1368              		.cfi_offset 14, -4
 1369              		.cfi_offset 7, -8
 1370              	.LCFI62:
 1371              		.cfi_def_cfa_register 7
 1372 0006 1346     		mov	r3, r2
 1373 0008 0246     		mov	r2, r0
 1374 000a FA71     		strb	r2, [r7, #7]
 1375 000c 0A46     		mov	r2, r1
 1376 000e BA71     		strb	r2, [r7, #6]
 1377 0010 BB80     		strh	r3, [r7, #4]	@ movhi
 525:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1378              		.loc 1 525 0
 1379 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1380 0014 1846     		mov	r0, r3
 1381 0016 40F20003 		movw	r3, #:lower16:FIO_HalfWordGetPointer
 1382 001a C0F20003 		movt	r3, #:upper16:FIO_HalfWordGetPointer
 1383 001e 9847     		blx	r3
 1384 0020 0346     		mov	r3, r0
 1385 0022 FB60     		str	r3, [r7, #12]
 526:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1386              		.loc 1 526 0
 1387 0024 FB68     		ldr	r3, [r7, #12]
 1388 0026 002B     		cmp	r3, #0
 1389 0028 09D0     		beq	.L96
 527:..//common/src/lpc17xx_gpio.c **** 		// Upper
 528:..//common/src/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1390              		.loc 1 528 0
 1391 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1392 002c 002B     		cmp	r3, #0
 1393 002e 03D0     		beq	.L95
 529:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOSETU = bitValue;
 1394              		.loc 1 529 0
 1395 0030 FB68     		ldr	r3, [r7, #12]
 1396 0032 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1397 0034 5A83     		strh	r2, [r3, #26]	@ movhi
 1398 0036 02E0     		b	.L96
 1399              	.L95:
 530:..//common/src/lpc17xx_gpio.c **** 		}
 531:..//common/src/lpc17xx_gpio.c **** 		// lower
 532:..//common/src/lpc17xx_gpio.c **** 		else {
 533:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOSETL = bitValue;
 1400              		.loc 1 533 0
 1401 0038 FB68     		ldr	r3, [r7, #12]
 1402 003a BA88     		ldrh	r2, [r7, #4]	@ movhi
 1403 003c 1A83     		strh	r2, [r3, #24]	@ movhi
 1404              	.L96:
 534:..//common/src/lpc17xx_gpio.c **** 		}
 535:..//common/src/lpc17xx_gpio.c **** 	}
 536:..//common/src/lpc17xx_gpio.c **** }
 1405              		.loc 1 536 0
 1406 003e 07F11007 		add	r7, r7, #16
 1407 0042 BD46     		mov	sp, r7
 1408 0044 80BD     		pop	{r7, pc}
 1409              		.cfi_endproc
 1410              	.LFE49:
 1412 0046 00BF     		.section	.text.FIO_HalfWordClearValue,"ax",%progbits
 1413              		.align	2
 1414              		.global	FIO_HalfWordClearValue
 1415              		.thumb
 1416              		.thumb_func
 1418              	FIO_HalfWordClearValue:
 1419              	.LFB50:
 537:..//common/src/lpc17xx_gpio.c **** 
 538:..//common/src/lpc17xx_gpio.c **** 
 539:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 540:..//common/src/lpc17xx_gpio.c ****  * @brief		Clear bits for FIO port in halfword accessible style
 541:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 542:..//common/src/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 543:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to clear,
 544:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 545:..//common/src/lpc17xx_gpio.c ****  * @return		None
 546:..//common/src/lpc17xx_gpio.c ****  *
 547:..//common/src/lpc17xx_gpio.c ****  * Note:
 548:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 549:..//common/src/lpc17xx_gpio.c ****  * not effect.
 550:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 551:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 552:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 553:..//common/src/lpc17xx_gpio.c **** void FIO_HalfWordClearValue(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue)
 554:..//common/src/lpc17xx_gpio.c **** {
 1420              		.loc 1 554 0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 16
 1423              		@ frame_needed = 1, uses_anonymous_args = 0
 1424 0000 80B5     		push	{r7, lr}
 1425              	.LCFI63:
 1426              		.cfi_def_cfa_offset 8
 1427 0002 84B0     		sub	sp, sp, #16
 1428              	.LCFI64:
 1429              		.cfi_def_cfa_offset 24
 1430 0004 00AF     		add	r7, sp, #0
 1431              		.cfi_offset 14, -4
 1432              		.cfi_offset 7, -8
 1433              	.LCFI65:
 1434              		.cfi_def_cfa_register 7
 1435 0006 1346     		mov	r3, r2
 1436 0008 0246     		mov	r2, r0
 1437 000a FA71     		strb	r2, [r7, #7]
 1438 000c 0A46     		mov	r2, r1
 1439 000e BA71     		strb	r2, [r7, #6]
 1440 0010 BB80     		strh	r3, [r7, #4]	@ movhi
 555:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1441              		.loc 1 555 0
 1442 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1443 0014 1846     		mov	r0, r3
 1444 0016 40F20003 		movw	r3, #:lower16:FIO_HalfWordGetPointer
 1445 001a C0F20003 		movt	r3, #:upper16:FIO_HalfWordGetPointer
 1446 001e 9847     		blx	r3
 1447 0020 0346     		mov	r3, r0
 1448 0022 FB60     		str	r3, [r7, #12]
 556:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1449              		.loc 1 556 0
 1450 0024 FB68     		ldr	r3, [r7, #12]
 1451 0026 002B     		cmp	r3, #0
 1452 0028 09D0     		beq	.L100
 557:..//common/src/lpc17xx_gpio.c **** 		// Upper
 558:..//common/src/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1453              		.loc 1 558 0
 1454 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1455 002c 002B     		cmp	r3, #0
 1456 002e 03D0     		beq	.L99
 559:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOCLRU = bitValue;
 1457              		.loc 1 559 0
 1458 0030 FB68     		ldr	r3, [r7, #12]
 1459 0032 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1460 0034 DA83     		strh	r2, [r3, #30]	@ movhi
 1461 0036 02E0     		b	.L100
 1462              	.L99:
 560:..//common/src/lpc17xx_gpio.c **** 		}
 561:..//common/src/lpc17xx_gpio.c **** 		// lower
 562:..//common/src/lpc17xx_gpio.c **** 		else {
 563:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOCLRL = bitValue;
 1463              		.loc 1 563 0
 1464 0038 FB68     		ldr	r3, [r7, #12]
 1465 003a BA88     		ldrh	r2, [r7, #4]	@ movhi
 1466 003c 9A83     		strh	r2, [r3, #28]	@ movhi
 1467              	.L100:
 564:..//common/src/lpc17xx_gpio.c **** 		}
 565:..//common/src/lpc17xx_gpio.c **** 	}
 566:..//common/src/lpc17xx_gpio.c **** }
 1468              		.loc 1 566 0
 1469 003e 07F11007 		add	r7, r7, #16
 1470 0042 BD46     		mov	sp, r7
 1471 0044 80BD     		pop	{r7, pc}
 1472              		.cfi_endproc
 1473              	.LFE50:
 1475 0046 00BF     		.section	.text.FIO_HalfWordReadValue,"ax",%progbits
 1476              		.align	2
 1477              		.global	FIO_HalfWordReadValue
 1478              		.thumb
 1479              		.thumb_func
 1481              	FIO_HalfWordReadValue:
 1482              	.LFB51:
 567:..//common/src/lpc17xx_gpio.c **** 
 568:..//common/src/lpc17xx_gpio.c **** 
 569:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 570:..//common/src/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 571:..//common/src/lpc17xx_gpio.c ****  * 				in halfword accessible style.
 572:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 573:..//common/src/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 574:..//common/src/lpc17xx_gpio.c ****  * @return		Current value of FIO port pin of specified halfword.
 575:..//common/src/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that FIO regardless
 576:..//common/src/lpc17xx_gpio.c ****  * its direction is input or output.
 577:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 578:..//common/src/lpc17xx_gpio.c **** uint16_t FIO_HalfWordReadValue(uint8_t portNum, uint8_t halfwordNum)
 579:..//common/src/lpc17xx_gpio.c **** {
 1483              		.loc 1 579 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 16
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487 0000 80B5     		push	{r7, lr}
 1488              	.LCFI66:
 1489              		.cfi_def_cfa_offset 8
 1490 0002 84B0     		sub	sp, sp, #16
 1491              	.LCFI67:
 1492              		.cfi_def_cfa_offset 24
 1493 0004 00AF     		add	r7, sp, #0
 1494              		.cfi_offset 14, -4
 1495              		.cfi_offset 7, -8
 1496              	.LCFI68:
 1497              		.cfi_def_cfa_register 7
 1498 0006 0246     		mov	r2, r0
 1499 0008 0B46     		mov	r3, r1
 1500 000a FA71     		strb	r2, [r7, #7]
 1501 000c BB71     		strb	r3, [r7, #6]
 580:..//common/src/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1502              		.loc 1 580 0
 1503 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1504 0010 1846     		mov	r0, r3
 1505 0012 40F20003 		movw	r3, #:lower16:FIO_HalfWordGetPointer
 1506 0016 C0F20003 		movt	r3, #:upper16:FIO_HalfWordGetPointer
 1507 001a 9847     		blx	r3
 1508 001c 0346     		mov	r3, r0
 1509 001e FB60     		str	r3, [r7, #12]
 581:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1510              		.loc 1 581 0
 1511 0020 FB68     		ldr	r3, [r7, #12]
 1512 0022 002B     		cmp	r3, #0
 1513 0024 0AD0     		beq	.L102
 582:..//common/src/lpc17xx_gpio.c **** 		// Upper
 583:..//common/src/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1514              		.loc 1 583 0
 1515 0026 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1516 0028 002B     		cmp	r3, #0
 1517 002a 03D0     		beq	.L103
 584:..//common/src/lpc17xx_gpio.c **** 			return (pFIO->FIOPINU);
 1518              		.loc 1 584 0
 1519 002c FB68     		ldr	r3, [r7, #12]
 1520 002e DB8A     		ldrh	r3, [r3, #22]	@ movhi
 1521 0030 9BB2     		uxth	r3, r3
 1522 0032 05E0     		b	.L104
 1523              	.L103:
 585:..//common/src/lpc17xx_gpio.c **** 		}
 586:..//common/src/lpc17xx_gpio.c **** 		// lower
 587:..//common/src/lpc17xx_gpio.c **** 		else {
 588:..//common/src/lpc17xx_gpio.c **** 			return (pFIO->FIOPINL);
 1524              		.loc 1 588 0
 1525 0034 FB68     		ldr	r3, [r7, #12]
 1526 0036 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1527 0038 9BB2     		uxth	r3, r3
 1528 003a 01E0     		b	.L104
 1529              	.L102:
 589:..//common/src/lpc17xx_gpio.c **** 		}
 590:..//common/src/lpc17xx_gpio.c **** 	}
 591:..//common/src/lpc17xx_gpio.c **** 	return (0);
 1530              		.loc 1 591 0
 1531 003c 4FF00003 		mov	r3, #0
 1532              	.L104:
 592:..//common/src/lpc17xx_gpio.c **** }
 1533              		.loc 1 592 0
 1534 0040 1846     		mov	r0, r3
 1535 0042 07F11007 		add	r7, r7, #16
 1536 0046 BD46     		mov	sp, r7
 1537 0048 80BD     		pop	{r7, pc}
 1538              		.cfi_endproc
 1539              	.LFE51:
 1541 004a 00BF     		.section	.text.FIO_ByteSetDir,"ax",%progbits
 1542              		.align	2
 1543              		.global	FIO_ByteSetDir
 1544              		.thumb
 1545              		.thumb_func
 1547              	FIO_ByteSetDir:
 1548              	.LFB52:
 593:..//common/src/lpc17xx_gpio.c **** 
 594:..//common/src/lpc17xx_gpio.c **** 
 595:..//common/src/lpc17xx_gpio.c **** /* FIO Byte accessible ------------------------------------------------------------ */
 596:..//common/src/lpc17xx_gpio.c **** 
 597:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 598:..//common/src/lpc17xx_gpio.c ****  * @brief		Set direction for FIO port in byte accessible style
 599:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 600:..//common/src/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 601:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set direction,
 602:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 603:..//common/src/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 604:..//common/src/lpc17xx_gpio.c ****  * 							- 0: Input.
 605:..//common/src/lpc17xx_gpio.c ****  * 							- 1: Output.
 606:..//common/src/lpc17xx_gpio.c ****  * @return		None
 607:..//common/src/lpc17xx_gpio.c ****  *
 608:..//common/src/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 609:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 610:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 611:..//common/src/lpc17xx_gpio.c **** void FIO_ByteSetDir(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t dir)
 612:..//common/src/lpc17xx_gpio.c **** {
 1549              		.loc 1 612 0
 1550              		.cfi_startproc
 1551              		@ args = 0, pretend = 0, frame = 16
 1552              		@ frame_needed = 1, uses_anonymous_args = 0
 1553 0000 80B5     		push	{r7, lr}
 1554              	.LCFI69:
 1555              		.cfi_def_cfa_offset 8
 1556 0002 84B0     		sub	sp, sp, #16
 1557              	.LCFI70:
 1558              		.cfi_def_cfa_offset 24
 1559 0004 00AF     		add	r7, sp, #0
 1560              		.cfi_offset 14, -4
 1561              		.cfi_offset 7, -8
 1562              	.LCFI71:
 1563              		.cfi_def_cfa_register 7
 1564 0006 F871     		strb	r0, [r7, #7]
 1565 0008 B971     		strb	r1, [r7, #6]
 1566 000a 7A71     		strb	r2, [r7, #5]
 1567 000c 3B71     		strb	r3, [r7, #4]
 613:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1568              		.loc 1 613 0
 1569 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1570 0010 1846     		mov	r0, r3
 1571 0012 40F20003 		movw	r3, #:lower16:FIO_ByteGetPointer
 1572 0016 C0F20003 		movt	r3, #:upper16:FIO_ByteGetPointer
 1573 001a 9847     		blx	r3
 1574 001c 0346     		mov	r3, r0
 1575 001e FB60     		str	r3, [r7, #12]
 614:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1576              		.loc 1 614 0
 1577 0020 FB68     		ldr	r3, [r7, #12]
 1578 0022 002B     		cmp	r3, #0
 1579 0024 26D0     		beq	.L110
 615:..//common/src/lpc17xx_gpio.c **** 		// Output direction
 616:..//common/src/lpc17xx_gpio.c **** 		if (dir) {
 1580              		.loc 1 616 0
 1581 0026 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 1582 0028 002B     		cmp	r3, #0
 1583 002a 0ED0     		beq	.L108
 617:..//common/src/lpc17xx_gpio.c **** 			if ((byteNum >= 0) && (byteNum <= 3)) {
 1584              		.loc 1 617 0
 1585 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1586 002e 032B     		cmp	r3, #3
 1587 0030 1FD8     		bhi	.L111
 618:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIR[byteNum] |= bitValue;
 1588              		.loc 1 618 0
 1589 0032 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1590 0034 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1591 0036 F968     		ldr	r1, [r7, #12]
 1592 0038 8A5C     		ldrb	r2, [r1, r2]
 1593 003a D1B2     		uxtb	r1, r2
 1594 003c 7A79     		ldrb	r2, [r7, #5]
 1595 003e 41EA0202 		orr	r2, r1, r2
 1596 0042 D1B2     		uxtb	r1, r2
 1597 0044 FA68     		ldr	r2, [r7, #12]
 1598 0046 D154     		strb	r1, [r2, r3]
 1599 0048 14E0     		b	.L110
 1600              	.L108:
 619:..//common/src/lpc17xx_gpio.c **** 			}
 620:..//common/src/lpc17xx_gpio.c **** 		}
 621:..//common/src/lpc17xx_gpio.c **** 		// Input direction
 622:..//common/src/lpc17xx_gpio.c **** 		else {
 623:..//common/src/lpc17xx_gpio.c **** 			if ((byteNum >= 0) && (byteNum <= 3)) {
 1601              		.loc 1 623 0
 1602 004a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1603 004c 032B     		cmp	r3, #3
 1604 004e 11D8     		bhi	.L110
 624:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIODIR[byteNum] &= ~bitValue;
 1605              		.loc 1 624 0
 1606 0050 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1607 0052 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1608 0054 F968     		ldr	r1, [r7, #12]
 1609 0056 8A5C     		ldrb	r2, [r1, r2]
 1610 0058 D2B2     		uxtb	r2, r2
 1611 005a 1146     		mov	r1, r2
 1612 005c 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 1613 005e 6FEA0202 		mvn	r2, r2
 1614 0062 D2B2     		uxtb	r2, r2
 1615 0064 01EA0202 		and	r2, r1, r2
 1616 0068 D2B2     		uxtb	r2, r2
 1617 006a D1B2     		uxtb	r1, r2
 1618 006c FA68     		ldr	r2, [r7, #12]
 1619 006e D154     		strb	r1, [r2, r3]
 1620 0070 00E0     		b	.L110
 1621              	.L111:
 1622              		.loc 1 618 0
 1623 0072 00BF     		nop
 1624              	.L110:
 625:..//common/src/lpc17xx_gpio.c **** 			}
 626:..//common/src/lpc17xx_gpio.c **** 		}
 627:..//common/src/lpc17xx_gpio.c **** 	}
 628:..//common/src/lpc17xx_gpio.c **** }
 1625              		.loc 1 628 0
 1626 0074 07F11007 		add	r7, r7, #16
 1627 0078 BD46     		mov	sp, r7
 1628 007a 80BD     		pop	{r7, pc}
 1629              		.cfi_endproc
 1630              	.LFE52:
 1632              		.section	.text.FIO_ByteSetMask,"ax",%progbits
 1633              		.align	2
 1634              		.global	FIO_ByteSetMask
 1635              		.thumb
 1636              		.thumb_func
 1638              	FIO_ByteSetMask:
 1639              	.LFB53:
 629:..//common/src/lpc17xx_gpio.c **** 
 630:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 631:..//common/src/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port in byte accessible style
 632:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 633:..//common/src/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 634:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set mask,
 635:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 636:..//common/src/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 637:..//common/src/lpc17xx_gpio.c ****  * 							- 0: not mask.
 638:..//common/src/lpc17xx_gpio.c ****  * 							- 1: mask.
 639:..//common/src/lpc17xx_gpio.c ****  * @return		None
 640:..//common/src/lpc17xx_gpio.c ****  *
 641:..//common/src/lpc17xx_gpio.c ****  * Note:
 642:..//common/src/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 643:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 644:..//common/src/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 645:..//common/src/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 646:..//common/src/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 647:..//common/src/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 648:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 649:..//common/src/lpc17xx_gpio.c **** void FIO_ByteSetMask(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t maskValue)
 650:..//common/src/lpc17xx_gpio.c **** {
 1640              		.loc 1 650 0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 16
 1643              		@ frame_needed = 1, uses_anonymous_args = 0
 1644 0000 80B5     		push	{r7, lr}
 1645              	.LCFI72:
 1646              		.cfi_def_cfa_offset 8
 1647 0002 84B0     		sub	sp, sp, #16
 1648              	.LCFI73:
 1649              		.cfi_def_cfa_offset 24
 1650 0004 00AF     		add	r7, sp, #0
 1651              		.cfi_offset 14, -4
 1652              		.cfi_offset 7, -8
 1653              	.LCFI74:
 1654              		.cfi_def_cfa_register 7
 1655 0006 F871     		strb	r0, [r7, #7]
 1656 0008 B971     		strb	r1, [r7, #6]
 1657 000a 7A71     		strb	r2, [r7, #5]
 1658 000c 3B71     		strb	r3, [r7, #4]
 651:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1659              		.loc 1 651 0
 1660 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1661 0010 1846     		mov	r0, r3
 1662 0012 40F20003 		movw	r3, #:lower16:FIO_ByteGetPointer
 1663 0016 C0F20003 		movt	r3, #:upper16:FIO_ByteGetPointer
 1664 001a 9847     		blx	r3
 1665 001c 0346     		mov	r3, r0
 1666 001e FB60     		str	r3, [r7, #12]
 652:..//common/src/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1667              		.loc 1 652 0
 1668 0020 FB68     		ldr	r3, [r7, #12]
 1669 0022 002B     		cmp	r3, #0
 1670 0024 2AD0     		beq	.L116
 653:..//common/src/lpc17xx_gpio.c **** 		// Mask
 654:..//common/src/lpc17xx_gpio.c **** 		if (maskValue) {
 1671              		.loc 1 654 0
 1672 0026 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 1673 0028 002B     		cmp	r3, #0
 1674 002a 10D0     		beq	.L114
 655:..//common/src/lpc17xx_gpio.c **** 			if ((byteNum >= 0) && (byteNum <= 3)) {
 1675              		.loc 1 655 0
 1676 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1677 002e 032B     		cmp	r3, #3
 1678 0030 23D8     		bhi	.L117
 656:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASK[byteNum] |= bitValue;
 1679              		.loc 1 656 0
 1680 0032 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 1681 0034 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1682 0036 FB68     		ldr	r3, [r7, #12]
 1683 0038 1344     		add	r3, r2, r3
 1684 003a 1B7C     		ldrb	r3, [r3, #16]
 1685 003c DAB2     		uxtb	r2, r3
 1686 003e 7B79     		ldrb	r3, [r7, #5]
 1687 0040 42EA0303 		orr	r3, r2, r3
 1688 0044 DAB2     		uxtb	r2, r3
 1689 0046 FB68     		ldr	r3, [r7, #12]
 1690 0048 0B44     		add	r3, r1, r3
 1691 004a 1A74     		strb	r2, [r3, #16]
 1692 004c 16E0     		b	.L116
 1693              	.L114:
 657:..//common/src/lpc17xx_gpio.c **** 			}
 658:..//common/src/lpc17xx_gpio.c **** 		}
 659:..//common/src/lpc17xx_gpio.c **** 		// Un-mask
 660:..//common/src/lpc17xx_gpio.c **** 		else {
 661:..//common/src/lpc17xx_gpio.c **** 			if ((byteNum >= 0) && (byteNum <= 3)) {
 1694              		.loc 1 661 0
 1695 004e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1696 0050 032B     		cmp	r3, #3
 1697 0052 13D8     		bhi	.L116
 662:..//common/src/lpc17xx_gpio.c **** 				pFIO->FIOMASK[byteNum] &= ~bitValue;
 1698              		.loc 1 662 0
 1699 0054 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 1700 0056 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1701 0058 FB68     		ldr	r3, [r7, #12]
 1702 005a 1344     		add	r3, r2, r3
 1703 005c 1B7C     		ldrb	r3, [r3, #16]
 1704 005e DBB2     		uxtb	r3, r3
 1705 0060 1A46     		mov	r2, r3
 1706 0062 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1707 0064 6FEA0303 		mvn	r3, r3
 1708 0068 DBB2     		uxtb	r3, r3
 1709 006a 02EA0303 		and	r3, r2, r3
 1710 006e DBB2     		uxtb	r3, r3
 1711 0070 DAB2     		uxtb	r2, r3
 1712 0072 FB68     		ldr	r3, [r7, #12]
 1713 0074 0B44     		add	r3, r1, r3
 1714 0076 1A74     		strb	r2, [r3, #16]
 1715 0078 00E0     		b	.L116
 1716              	.L117:
 1717              		.loc 1 656 0
 1718 007a 00BF     		nop
 1719              	.L116:
 663:..//common/src/lpc17xx_gpio.c **** 			}
 664:..//common/src/lpc17xx_gpio.c **** 		}
 665:..//common/src/lpc17xx_gpio.c **** 	}
 666:..//common/src/lpc17xx_gpio.c **** }
 1720              		.loc 1 666 0
 1721 007c 07F11007 		add	r7, r7, #16
 1722 0080 BD46     		mov	sp, r7
 1723 0082 80BD     		pop	{r7, pc}
 1724              		.cfi_endproc
 1725              	.LFE53:
 1727              		.section	.text.FIO_ByteSetValue,"ax",%progbits
 1728              		.align	2
 1729              		.global	FIO_ByteSetValue
 1730              		.thumb
 1731              		.thumb_func
 1733              	FIO_ByteSetValue:
 1734              	.LFB54:
 667:..//common/src/lpc17xx_gpio.c **** 
 668:..//common/src/lpc17xx_gpio.c **** 
 669:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 670:..//common/src/lpc17xx_gpio.c ****  * @brief		Set bits for FIO port in byte accessible style
 671:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 672:..//common/src/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 673:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 674:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 675:..//common/src/lpc17xx_gpio.c ****  * @return		None
 676:..//common/src/lpc17xx_gpio.c ****  *
 677:..//common/src/lpc17xx_gpio.c ****  * Note:
 678:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 679:..//common/src/lpc17xx_gpio.c ****  * not effect.
 680:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 681:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 682:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 683:..//common/src/lpc17xx_gpio.c **** void FIO_ByteSetValue(uint8_t portNum, uint8_t byteNum, uint8_t bitValue)
 684:..//common/src/lpc17xx_gpio.c **** {
 1735              		.loc 1 684 0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 16
 1738              		@ frame_needed = 1, uses_anonymous_args = 0
 1739 0000 80B5     		push	{r7, lr}
 1740              	.LCFI75:
 1741              		.cfi_def_cfa_offset 8
 1742 0002 84B0     		sub	sp, sp, #16
 1743              	.LCFI76:
 1744              		.cfi_def_cfa_offset 24
 1745 0004 00AF     		add	r7, sp, #0
 1746              		.cfi_offset 14, -4
 1747              		.cfi_offset 7, -8
 1748              	.LCFI77:
 1749              		.cfi_def_cfa_register 7
 1750 0006 1346     		mov	r3, r2
 1751 0008 0246     		mov	r2, r0
 1752 000a FA71     		strb	r2, [r7, #7]
 1753 000c 0A46     		mov	r2, r1
 1754 000e BA71     		strb	r2, [r7, #6]
 1755 0010 7B71     		strb	r3, [r7, #5]
 685:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1756              		.loc 1 685 0
 1757 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1758 0014 1846     		mov	r0, r3
 1759 0016 40F20003 		movw	r3, #:lower16:FIO_ByteGetPointer
 1760 001a C0F20003 		movt	r3, #:upper16:FIO_ByteGetPointer
 1761 001e 9847     		blx	r3
 1762 0020 0346     		mov	r3, r0
 1763 0022 FB60     		str	r3, [r7, #12]
 686:..//common/src/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1764              		.loc 1 686 0
 1765 0024 FB68     		ldr	r3, [r7, #12]
 1766 0026 002B     		cmp	r3, #0
 1767 0028 07D0     		beq	.L120
 687:..//common/src/lpc17xx_gpio.c **** 		if ((byteNum >= 0) && (byteNum <= 3)){
 1768              		.loc 1 687 0
 1769 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1770 002c 032B     		cmp	r3, #3
 1771 002e 04D8     		bhi	.L120
 688:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOSET[byteNum] = bitValue;
 1772              		.loc 1 688 0
 1773 0030 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1774 0032 FB68     		ldr	r3, [r7, #12]
 1775 0034 1344     		add	r3, r2, r3
 1776 0036 7A79     		ldrb	r2, [r7, #5]
 1777 0038 1A76     		strb	r2, [r3, #24]
 1778              	.L120:
 689:..//common/src/lpc17xx_gpio.c **** 		}
 690:..//common/src/lpc17xx_gpio.c **** 	}
 691:..//common/src/lpc17xx_gpio.c **** }
 1779              		.loc 1 691 0
 1780 003a 07F11007 		add	r7, r7, #16
 1781 003e BD46     		mov	sp, r7
 1782 0040 80BD     		pop	{r7, pc}
 1783              		.cfi_endproc
 1784              	.LFE54:
 1786 0042 00BF     		.section	.text.FIO_ByteClearValue,"ax",%progbits
 1787              		.align	2
 1788              		.global	FIO_ByteClearValue
 1789              		.thumb
 1790              		.thumb_func
 1792              	FIO_ByteClearValue:
 1793              	.LFB55:
 692:..//common/src/lpc17xx_gpio.c **** 
 693:..//common/src/lpc17xx_gpio.c **** 
 694:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 695:..//common/src/lpc17xx_gpio.c ****  * @brief		Clear bits for FIO port in byte accessible style
 696:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 697:..//common/src/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 698:..//common/src/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to clear,
 699:..//common/src/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 700:..//common/src/lpc17xx_gpio.c ****  * @return		None
 701:..//common/src/lpc17xx_gpio.c ****  *
 702:..//common/src/lpc17xx_gpio.c ****  * Note:
 703:..//common/src/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 704:..//common/src/lpc17xx_gpio.c ****  * not effect.
 705:..//common/src/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 706:..//common/src/lpc17xx_gpio.c ****  * will not be effected by this function.
 707:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 708:..//common/src/lpc17xx_gpio.c **** void FIO_ByteClearValue(uint8_t portNum, uint8_t byteNum, uint8_t bitValue)
 709:..//common/src/lpc17xx_gpio.c **** {
 1794              		.loc 1 709 0
 1795              		.cfi_startproc
 1796              		@ args = 0, pretend = 0, frame = 16
 1797              		@ frame_needed = 1, uses_anonymous_args = 0
 1798 0000 80B5     		push	{r7, lr}
 1799              	.LCFI78:
 1800              		.cfi_def_cfa_offset 8
 1801 0002 84B0     		sub	sp, sp, #16
 1802              	.LCFI79:
 1803              		.cfi_def_cfa_offset 24
 1804 0004 00AF     		add	r7, sp, #0
 1805              		.cfi_offset 14, -4
 1806              		.cfi_offset 7, -8
 1807              	.LCFI80:
 1808              		.cfi_def_cfa_register 7
 1809 0006 1346     		mov	r3, r2
 1810 0008 0246     		mov	r2, r0
 1811 000a FA71     		strb	r2, [r7, #7]
 1812 000c 0A46     		mov	r2, r1
 1813 000e BA71     		strb	r2, [r7, #6]
 1814 0010 7B71     		strb	r3, [r7, #5]
 710:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1815              		.loc 1 710 0
 1816 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1817 0014 1846     		mov	r0, r3
 1818 0016 40F20003 		movw	r3, #:lower16:FIO_ByteGetPointer
 1819 001a C0F20003 		movt	r3, #:upper16:FIO_ByteGetPointer
 1820 001e 9847     		blx	r3
 1821 0020 0346     		mov	r3, r0
 1822 0022 FB60     		str	r3, [r7, #12]
 711:..//common/src/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1823              		.loc 1 711 0
 1824 0024 FB68     		ldr	r3, [r7, #12]
 1825 0026 002B     		cmp	r3, #0
 1826 0028 07D0     		beq	.L123
 712:..//common/src/lpc17xx_gpio.c **** 		if ((byteNum >= 0) && (byteNum <= 3)){
 1827              		.loc 1 712 0
 1828 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1829 002c 032B     		cmp	r3, #3
 1830 002e 04D8     		bhi	.L123
 713:..//common/src/lpc17xx_gpio.c **** 			pFIO->FIOCLR[byteNum] = bitValue;
 1831              		.loc 1 713 0
 1832 0030 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1833 0032 FB68     		ldr	r3, [r7, #12]
 1834 0034 1344     		add	r3, r2, r3
 1835 0036 7A79     		ldrb	r2, [r7, #5]
 1836 0038 1A77     		strb	r2, [r3, #28]
 1837              	.L123:
 714:..//common/src/lpc17xx_gpio.c **** 		}
 715:..//common/src/lpc17xx_gpio.c **** 	}
 716:..//common/src/lpc17xx_gpio.c **** }
 1838              		.loc 1 716 0
 1839 003a 07F11007 		add	r7, r7, #16
 1840 003e BD46     		mov	sp, r7
 1841 0040 80BD     		pop	{r7, pc}
 1842              		.cfi_endproc
 1843              	.LFE55:
 1845 0042 00BF     		.section	.text.FIO_ByteReadValue,"ax",%progbits
 1846              		.align	2
 1847              		.global	FIO_ByteReadValue
 1848              		.thumb
 1849              		.thumb_func
 1851              	FIO_ByteReadValue:
 1852              	.LFB56:
 717:..//common/src/lpc17xx_gpio.c **** 
 718:..//common/src/lpc17xx_gpio.c **** 
 719:..//common/src/lpc17xx_gpio.c **** /*********************************************************************//**
 720:..//common/src/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 721:..//common/src/lpc17xx_gpio.c ****  * 				in byte accessible style.
 722:..//common/src/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 723:..//common/src/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 724:..//common/src/lpc17xx_gpio.c ****  * @return		Current value of FIO port pin of specified byte part.
 725:..//common/src/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that FIO regardless
 726:..//common/src/lpc17xx_gpio.c ****  * its direction is input or output.
 727:..//common/src/lpc17xx_gpio.c ****  **********************************************************************/
 728:..//common/src/lpc17xx_gpio.c **** uint8_t FIO_ByteReadValue(uint8_t portNum, uint8_t byteNum)
 729:..//common/src/lpc17xx_gpio.c **** {
 1853              		.loc 1 729 0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 16
 1856              		@ frame_needed = 1, uses_anonymous_args = 0
 1857 0000 80B5     		push	{r7, lr}
 1858              	.LCFI81:
 1859              		.cfi_def_cfa_offset 8
 1860 0002 84B0     		sub	sp, sp, #16
 1861              	.LCFI82:
 1862              		.cfi_def_cfa_offset 24
 1863 0004 00AF     		add	r7, sp, #0
 1864              		.cfi_offset 14, -4
 1865              		.cfi_offset 7, -8
 1866              	.LCFI83:
 1867              		.cfi_def_cfa_register 7
 1868 0006 0246     		mov	r2, r0
 1869 0008 0B46     		mov	r3, r1
 1870 000a FA71     		strb	r2, [r7, #7]
 1871 000c BB71     		strb	r3, [r7, #6]
 730:..//common/src/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1872              		.loc 1 730 0
 1873 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1874 0010 1846     		mov	r0, r3
 1875 0012 40F20003 		movw	r3, #:lower16:FIO_ByteGetPointer
 1876 0016 C0F20003 		movt	r3, #:upper16:FIO_ByteGetPointer
 1877 001a 9847     		blx	r3
 1878 001c 0346     		mov	r3, r0
 1879 001e FB60     		str	r3, [r7, #12]
 731:..//common/src/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1880              		.loc 1 731 0
 1881 0020 FB68     		ldr	r3, [r7, #12]
 1882 0022 002B     		cmp	r3, #0
 1883 0024 08D0     		beq	.L125
 732:..//common/src/lpc17xx_gpio.c **** 		if ((byteNum >= 0) && (byteNum <= 3)){
 1884              		.loc 1 732 0
 1885 0026 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1886 0028 032B     		cmp	r3, #3
 1887 002a 05D8     		bhi	.L125
 733:..//common/src/lpc17xx_gpio.c **** 			return (pFIO->FIOPIN[byteNum]);
 1888              		.loc 1 733 0
 1889 002c BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1890 002e FB68     		ldr	r3, [r7, #12]
 1891 0030 1344     		add	r3, r2, r3
 1892 0032 1B7D     		ldrb	r3, [r3, #20]
 1893 0034 DBB2     		uxtb	r3, r3
 1894 0036 01E0     		b	.L126
 1895              	.L125:
 734:..//common/src/lpc17xx_gpio.c **** 		}
 735:..//common/src/lpc17xx_gpio.c **** 	}
 736:..//common/src/lpc17xx_gpio.c **** 	return (0);
 1896              		.loc 1 736 0
 1897 0038 4FF00003 		mov	r3, #0
 1898              	.L126:
 737:..//common/src/lpc17xx_gpio.c **** }
 1899              		.loc 1 737 0
 1900 003c 1846     		mov	r0, r3
 1901 003e 07F11007 		add	r7, r7, #16
 1902 0042 BD46     		mov	sp, r7
 1903 0044 80BD     		pop	{r7, pc}
 1904              		.cfi_endproc
 1905              	.LFE56:
 1907 0046 00BF     		.text
 1908              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_gpio.c
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:24     .text.GPIO_GetPointer:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:28     .text.GPIO_GetPointer:00000000 GPIO_GetPointer
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:59     .text.GPIO_GetPointer:0000001c $d
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:66     .text.GPIO_GetPointer:00000030 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:110    .text.FIO_HalfWordGetPointer:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:114    .text.FIO_HalfWordGetPointer:00000000 FIO_HalfWordGetPointer
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:144    .text.FIO_HalfWordGetPointer:0000001c $d
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:151    .text.FIO_HalfWordGetPointer:00000030 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:195    .text.FIO_ByteGetPointer:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:199    .text.FIO_ByteGetPointer:00000000 FIO_ByteGetPointer
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:229    .text.FIO_ByteGetPointer:0000001c $d
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:236    .text.FIO_ByteGetPointer:00000030 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:280    .text.GPIO_SetDir:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:285    .text.GPIO_SetDir:00000000 GPIO_SetDir
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:349    .text.GPIO_SetValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:354    .text.GPIO_SetValue:00000000 GPIO_SetValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:399    .text.GPIO_ClearValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:404    .text.GPIO_ClearValue:00000000 GPIO_ClearValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:449    .text.GPIO_ReadValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:454    .text.GPIO_ReadValue:00000000 GPIO_ReadValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:502    .text.GPIO_IntCmd:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:507    .text.GPIO_IntCmd:00000000 GPIO_IntCmd
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:602    .text.GPIO_GetIntStatus:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:607    .text.GPIO_GetIntStatus:00000000 GPIO_GetIntStatus
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:710    .text.GPIO_ClearInt:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:715    .text.GPIO_ClearInt:00000000 GPIO_ClearInt
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:769    .text.FIO_SetDir:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:774    .text.FIO_SetDir:00000000 FIO_SetDir
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:813    .text.FIO_SetValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:818    .text.FIO_SetValue:00000000 FIO_SetValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:853    .text.FIO_ClearValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:858    .text.FIO_ClearValue:00000000 FIO_ClearValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:893    .text.FIO_ReadValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:898    .text.FIO_ReadValue:00000000 FIO_ReadValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:933    .text.FIO_IntCmd:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:938    .text.FIO_IntCmd:00000000 FIO_IntCmd
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:977    .text.FIO_GetIntStatus:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:982    .text.FIO_GetIntStatus:00000000 FIO_GetIntStatus
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1023   .text.FIO_ClearInt:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1028   .text.FIO_ClearInt:00000000 FIO_ClearInt
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1063   .text.FIO_SetMask:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1068   .text.FIO_SetMask:00000000 FIO_SetMask
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1132   .text.FIO_HalfWordSetDir:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1137   .text.FIO_HalfWordSetDir:00000000 FIO_HalfWordSetDir
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1241   .text.FIO_HalfWordSetMask:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1246   .text.FIO_HalfWordSetMask:00000000 FIO_HalfWordSetMask
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1350   .text.FIO_HalfWordSetValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1355   .text.FIO_HalfWordSetValue:00000000 FIO_HalfWordSetValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1413   .text.FIO_HalfWordClearValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1418   .text.FIO_HalfWordClearValue:00000000 FIO_HalfWordClearValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1476   .text.FIO_HalfWordReadValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1481   .text.FIO_HalfWordReadValue:00000000 FIO_HalfWordReadValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1542   .text.FIO_ByteSetDir:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1547   .text.FIO_ByteSetDir:00000000 FIO_ByteSetDir
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1633   .text.FIO_ByteSetMask:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1638   .text.FIO_ByteSetMask:00000000 FIO_ByteSetMask
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1728   .text.FIO_ByteSetValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1733   .text.FIO_ByteSetValue:00000000 FIO_ByteSetValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1787   .text.FIO_ByteClearValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1792   .text.FIO_ByteClearValue:00000000 FIO_ByteClearValue
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1846   .text.FIO_ByteReadValue:00000000 $t
C:\Users\hdhed\AppData\Local\Temp\ccypmOLl.s:1851   .text.FIO_ByteReadValue:00000000 FIO_ByteReadValue
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
