Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 23 14:15:15 2024
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (80)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (80)
--------------------------------
 There are 80 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.455        0.000                      0                  763        0.168        0.000                      0                  763        4.020        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.455        0.000                      0                  763        0.168        0.000                      0                  763        4.020        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[0]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X42Y129        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[1]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X42Y129        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[2]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X42Y129        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X42Y129        FDRE                                         r  RegisterBlock/reg_0_reg[3]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X42Y129        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[0]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.429    14.840    RegisterBlock/reg_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[1]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.429    14.840    RegisterBlock/reg_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[2]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.429    14.840    RegisterBlock/reg_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.456ns (9.238%)  route 4.480ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.480    10.290    RegisterBlock/SR[0]
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y129        FDRE                                         r  RegisterBlock/reg_1_reg[3]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.429    14.840    RegisterBlock/reg_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.456ns (9.886%)  route 4.157ns (90.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.157     9.967    RegisterBlock/SR[0]
    SLICE_X44Y129        FDRE                                         r  RegisterBlock/reg_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.540    15.040    RegisterBlock/clk_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  RegisterBlock/reg_4_reg[0]/C
                         clock pessimism              0.265    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.524    14.746    RegisterBlock/reg_4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.456ns (9.886%)  route 4.157ns (90.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.669     5.354    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.456     5.810 r  reset_reg/Q
                         net (fo=260, routed)         4.157     9.967    RegisterBlock/SR[0]
    SLICE_X44Y129        FDRE                                         r  RegisterBlock/reg_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.540    15.040    RegisterBlock/clk_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  RegisterBlock/reg_4_reg[1]/C
                         clock pessimism              0.265    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.524    14.746    RegisterBlock/reg_4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.935%)  route 0.102ns (42.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.580     1.525    CMDP/clk_IBUF_BUFG
    SLICE_X53Y117        FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  CMDP/state_reg[0]/Q
                         net (fo=9, routed)           0.102     1.768    CMDP/state_reg_n_0_[0]
    SLICE_X53Y117        FDRE                                         r  CMDP/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.848     2.041    CMDP/clk_IBUF_BUFG
    SLICE_X53Y117        FDRE                                         r  CMDP/prevState_reg[0]/C
                         clock pessimism             -0.516     1.525    
    SLICE_X53Y117        FDRE (Hold_fdre_C_D)         0.075     1.600    CMDP/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.194%)  route 0.134ns (48.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.582     1.527    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  HOST_IF/hostif_queue_DATA_reg[5]/Q
                         net (fo=16, routed)          0.134     1.802    CMDQ/Q[5]
    SLICE_X55Y114        FDRE                                         r  CMDQ/array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.851     2.044    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  CMDQ/array_reg[1][5]/C
                         clock pessimism             -0.482     1.562    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.072     1.634    CMDQ/array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.122%)  route 0.146ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.582     1.527    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  HOST_IF/hostif_queue_DATA_reg[4]/Q
                         net (fo=16, routed)          0.146     1.814    CMDQ/Q[4]
    SLICE_X54Y114        FDRE                                         r  CMDQ/array_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.851     2.044    CMDQ/clk_IBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  CMDQ/array_reg[8][4]/C
                         clock pessimism             -0.482     1.562    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.070     1.632    CMDQ/array_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.584     1.529    clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  fpga_reset_reg/Q
                         net (fo=1, routed)           0.083     1.776    fpga_reset
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  reset_i_1/O
                         net (fo=2, routed)           0.000     1.821    reset_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.854     2.047    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  reset_reg/C
                         clock pessimism             -0.505     1.542    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.092     1.634    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.966%)  route 0.136ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.578     1.523    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  HOST_IF/hostif_queue_DATA_reg[0]/Q
                         net (fo=16, routed)          0.136     1.799    CMDQ/Q[0]
    SLICE_X55Y117        FDRE                                         r  CMDQ/array_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.848     2.041    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y117        FDRE                                         r  CMDQ/array_reg[8][0]/C
                         clock pessimism             -0.503     1.538    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.070     1.608    CMDQ/array_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 psoc_reset_rawp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psoc_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.584     1.529    clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  psoc_reset_rawp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  psoc_reset_rawp1_reg/Q
                         net (fo=1, routed)           0.116     1.809    psoc_reset_rawp1
    SLICE_X53Y110        FDRE                                         r  psoc_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.854     2.047    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  psoc_reset_reg/C
                         clock pessimism             -0.505     1.542    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.075     1.617    psoc_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.578     1.523    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.146     1.810    CMDQ/Q[2]
    SLICE_X57Y117        FDRE                                         r  CMDQ/array_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.848     2.041    CMDQ/clk_IBUF_BUFG
    SLICE_X57Y117        FDRE                                         r  CMDQ/array_reg[6][2]/C
                         clock pessimism             -0.503     1.538    
    SLICE_X57Y117        FDRE (Hold_fdre_C_D)         0.066     1.604    CMDQ/array_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.910%)  route 0.153ns (52.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.578     1.523    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.153     1.817    CMDQ/Q[2]
    SLICE_X55Y116        FDRE                                         r  CMDQ/array_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.849     2.042    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y116        FDRE                                         r  CMDQ/array_reg[9][2]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X55Y116        FDRE (Hold_fdre_C_D)         0.066     1.605    CMDQ/array_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.712%)  route 0.155ns (52.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.578     1.523    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.155     1.818    CMDQ/Q[2]
    SLICE_X55Y118        FDRE                                         r  CMDQ/array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.847     2.040    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y118        FDRE                                         r  CMDQ/array_reg[1][2]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X55Y118        FDRE (Hold_fdre_C_D)         0.070     1.606    CMDQ/array_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.716%)  route 0.189ns (57.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.582     1.527    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  HOST_IF/hostif_queue_DATA_reg[4]/Q
                         net (fo=16, routed)          0.189     1.857    CMDQ/Q[4]
    SLICE_X57Y113        FDRE                                         r  CMDQ/array_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.851     2.044    CMDQ/clk_IBUF_BUFG
    SLICE_X57Y113        FDRE                                         r  CMDQ/array_reg[14][4]/C
                         clock pessimism             -0.482     1.562    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.072     1.634    CMDQ/array_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y110  fpga_reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y110  fpga_resetp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y110  psoc_reset_rawp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y110  psoc_reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y110  reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y110  reset_reg_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y114  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y116  CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y116  CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y110  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y110  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  fpga_reset_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  fpga_reset_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  fpga_resetp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  fpga_resetp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  psoc_reset_rawp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  psoc_reset_rawp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  psoc_reset_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  psoc_reset_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y110  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y110  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  fpga_reset_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  fpga_reset_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  fpga_resetp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  fpga_resetp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  psoc_reset_rawp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y110  psoc_reset_rawp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  psoc_reset_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y110  psoc_reset_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.563ns  (logic 4.472ns (35.599%)  route 8.091ns (64.401%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           8.091     9.609    led0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.954    12.563 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.563    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.960ns  (logic 1.503ns (30.309%)  route 3.457ns (69.691%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           3.457     3.743    led0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.960 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.960    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 3.249ns (33.661%)  route 6.403ns (66.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.652     5.337    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  RegisterBlock/reg_0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.478     5.815 r  RegisterBlock/reg_0_reg[19]/Q
                         net (fo=1, routed)           6.403    12.218    reg_top_left_y_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         2.771    14.989 r  reg_top_left_y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.989    reg_top_left_y[8]
    E18                                                               r  reg_top_left_y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 3.282ns (34.278%)  route 6.293ns (65.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y129        FDRE                                         r  RegisterBlock/reg_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.478     5.822 r  RegisterBlock/reg_3_reg[4]/Q
                         net (fo=1, routed)           6.293    12.115    test_pat_mode_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         2.804    14.919 r  test_pat_mode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.919    test_pat_mode[4]
    D17                                                               r  test_pat_mode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 3.058ns (32.533%)  route 6.342ns (67.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y119        FDRE                                         r  RegisterBlock/reg_0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456     5.800 r  RegisterBlock/reg_0_reg[20]/Q
                         net (fo=1, routed)           6.342    12.142    reg_top_left_y_OBUF[9]
    F18                  OBUF (Prop_obuf_I_O)         2.602    14.744 r  reg_top_left_y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.744    reg_top_left_y[9]
    F18                                                               r  reg_top_left_y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.087ns (43.723%)  route 5.261ns (56.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.667     5.352    HOST_IF/clk_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.518     5.870 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=3, routed)           5.261    11.131    led2_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.569    14.700 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000    14.700    host_hostif_fpga_xfc
    V7                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 3.060ns (32.851%)  route 6.254ns (67.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y119        FDRE                                         r  RegisterBlock/reg_0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456     5.800 r  RegisterBlock/reg_0_reg[21]/Q
                         net (fo=1, routed)           6.254    12.054    reg_top_left_y_OBUF[10]
    D19                  OBUF (Prop_obuf_I_O)         2.604    14.658 r  reg_top_left_y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.658    reg_top_left_y[10]
    D19                                                               r  reg_top_left_y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 3.149ns (33.854%)  route 6.152ns (66.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y129        FDRE                                         r  RegisterBlock/reg_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     5.862 r  RegisterBlock/reg_3_reg[3]/Q
                         net (fo=1, routed)           6.152    12.014    test_pat_mode_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.631    14.644 r  test_pat_mode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.644    test_pat_mode[3]
    C17                                                               r  test_pat_mode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 3.116ns (33.491%)  route 6.188ns (66.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.652     5.337    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  RegisterBlock/reg_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.855 r  RegisterBlock/reg_0_reg[13]/Q
                         net (fo=1, routed)           6.188    12.043    reg_top_left_y_OBUF[2]
    F20                  OBUF (Prop_obuf_I_O)         2.598    14.641 r  reg_top_left_y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.641    reg_top_left_y[2]
    F20                                                               r  reg_top_left_y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 3.074ns (33.290%)  route 6.160ns (66.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y119        FDRE                                         r  RegisterBlock/reg_0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456     5.800 r  RegisterBlock/reg_0_reg[18]/Q
                         net (fo=1, routed)           6.160    11.961    reg_top_left_y_OBUF[7]
    B20                  OBUF (Prop_obuf_I_O)         2.618    14.579 r  reg_top_left_y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.579    reg_top_left_y[7]
    B20                                                               r  reg_top_left_y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 3.153ns (34.139%)  route 6.082ns (65.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.652     5.337    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  RegisterBlock/reg_0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.855 r  RegisterBlock/reg_0_reg[16]/Q
                         net (fo=1, routed)           6.082    11.937    reg_top_left_y_OBUF[5]
    A18                  OBUF (Prop_obuf_I_O)         2.635    14.572 r  reg_top_left_y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.572    reg_top_left_y[5]
    A18                                                               r  reg_top_left_y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 3.135ns (34.083%)  route 6.062ns (65.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y129        FDRE                                         r  RegisterBlock/reg_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     5.862 r  RegisterBlock/reg_3_reg[1]/Q
                         net (fo=1, routed)           6.062    11.924    test_pat_mode_OBUF[1]
    C19                  OBUF (Prop_obuf_I_O)         2.617    14.541 r  test_pat_mode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.541    test_pat_mode[1]
    C19                                                               r  test_pat_mode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.278ns (51.080%)  route 1.224ns (48.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  RegisterBlock/reg_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.128     1.650 r  RegisterBlock/reg_2_reg[8]/Q
                         net (fo=1, routed)           1.224     2.874    fill_color_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         1.150     4.025 r  fill_color_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.025    fill_color[8]
    K17                                                               r  fill_color[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.272ns (48.273%)  route 1.363ns (51.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y128        FDRE                                         r  RegisterBlock/reg_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  RegisterBlock/reg_2_reg[4]/Q
                         net (fo=1, routed)           1.363     3.047    fill_color_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         1.108     4.155 r  fill_color_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.155    fill_color[4]
    L16                                                               r  fill_color[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.246ns (46.827%)  route 1.415ns (53.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  RegisterBlock/reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RegisterBlock/reg_2_reg[3]/Q
                         net (fo=1, routed)           1.415     3.077    fill_color_OBUF[3]
    K16                  OBUF (Prop_obuf_I_O)         1.105     4.182 r  fill_color_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.182    fill_color[3]
    K16                                                               r  fill_color[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.254ns (46.619%)  route 1.436ns (53.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  RegisterBlock/reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RegisterBlock/reg_2_reg[0]/Q
                         net (fo=1, routed)           1.436     3.099    fill_color_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.113     4.212 r  fill_color_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.212    fill_color[0]
    M17                                                               r  fill_color[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.258ns (46.679%)  route 1.437ns (53.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y128        FDRE                                         r  RegisterBlock/reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RegisterBlock/reg_2_reg[1]/Q
                         net (fo=1, routed)           1.437     3.099    fill_color_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         1.117     4.216 r  fill_color_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.216    fill_color[1]
    M16                                                               r  fill_color[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.256ns (45.928%)  route 1.479ns (54.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y128        FDRE                                         r  RegisterBlock/reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RegisterBlock/reg_2_reg[2]/Q
                         net (fo=1, routed)           1.479     3.140    fill_color_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.115     4.255 r  fill_color_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.255    fill_color[2]
    M15                                                               r  fill_color[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.268ns (44.303%)  route 1.594ns (55.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  RegisterBlock/reg_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RegisterBlock/reg_2_reg[13]/Q
                         net (fo=1, routed)           1.594     3.256    fill_color_OBUF[13]
    M20                  OBUF (Prop_obuf_I_O)         1.127     4.383 r  fill_color_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.383    fill_color[13]
    M20                                                               r  fill_color[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.273ns (44.388%)  route 1.595ns (55.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.574     1.519    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  RegisterBlock/reg_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  RegisterBlock/reg_2_reg[10]/Q
                         net (fo=1, routed)           1.595     3.255    fill_color_OBUF[10]
    M13                  OBUF (Prop_obuf_I_O)         1.132     4.387 r  fill_color_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.387    fill_color[10]
    M13                                                               r  fill_color[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 1.305ns (45.472%)  route 1.564ns (54.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  RegisterBlock/reg_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.128     1.650 r  RegisterBlock/reg_2_reg[6]/Q
                         net (fo=1, routed)           1.564     3.214    fill_color_OBUF[6]
    L14                  OBUF (Prop_obuf_I_O)         1.177     4.391 r  fill_color_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.391    fill_color[6]
    L14                                                               r  fill_color[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.276ns (44.028%)  route 1.622ns (55.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.574     1.519    RegisterBlock/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  RegisterBlock/reg_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  RegisterBlock/reg_2_reg[14]/Q
                         net (fo=1, routed)           1.622     3.282    fill_color_OBUF[14]
    N20                  OBUF (Prop_obuf_I_O)         1.135     4.417 r  fill_color_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.417    fill_color[14]
    N20                                                               r  fill_color[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fpga_resetp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.366ns  (logic 1.093ns (14.836%)  route 6.273ns (85.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.273     7.242    reset_n_IBUF
    SLICE_X53Y110        LUT1 (Prop_lut1_I0_O)        0.124     7.366 r  fpga_resetp1_i_1/O
                         net (fo=1, routed)           0.000     7.366    fpga_resetp1_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  fpga_resetp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.548     5.048    clk_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  fpga_resetp1_reg/C

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.497ns (22.735%)  route 5.087ns (77.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           5.087     6.584    psoc_reset_raw_IBUF
    SLICE_X52Y110        FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.548     5.048    clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  psoc_reset_rawp1_reg/C

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.519ns (25.690%)  route 4.393ns (74.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           4.393     5.911    HOST_IF/led0_OBUF
    SLICE_X56Y110        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.547     5.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X56Y110        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 1.518ns (32.505%)  route 3.152ns (67.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.152     4.670    HOST_IF/D[5]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     5.044    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.517ns (33.031%)  route 3.075ns (66.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.075     4.592    HOST_IF/D[2]
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539     5.039    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.500ns  (logic 1.509ns (33.525%)  route 2.992ns (66.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           2.992     4.500    HOST_IF/D[1]
    SLICE_X52Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     5.044    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.515ns (33.858%)  route 2.960ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           2.960     4.476    HOST_IF/D[3]
    SLICE_X53Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.540     5.040    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.523ns (34.035%)  route 2.951ns (65.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           2.951     4.474    HOST_IF/D[0]
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.539     5.039    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 1.511ns (35.939%)  route 2.693ns (64.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           2.693     4.203    HOST_IF/D[4]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     5.044    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.514ns (36.384%)  route 2.648ns (63.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           2.648     4.162    HOST_IF/D[6]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     5.044    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.284ns (18.888%)  route 1.218ns (81.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.218     1.501    HOST_IF/D[7]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.850     2.043    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.282ns (18.290%)  route 1.259ns (81.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           1.259     1.540    HOST_IF/D[6]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.850     2.043    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.278ns (17.821%)  route 1.283ns (82.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           1.283     1.561    HOST_IF/D[4]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.850     2.043    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.283ns (16.616%)  route 1.419ns (83.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           1.419     1.702    HOST_IF/D[3]
    SLICE_X53Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.847     2.040    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.290ns (16.826%)  route 1.434ns (83.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           1.434     1.724    HOST_IF/D[0]
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.847     2.040    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.276ns (16.008%)  route 1.450ns (83.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           1.450     1.726    HOST_IF/D[1]
    SLICE_X52Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.850     2.043    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.284ns (16.215%)  route 1.468ns (83.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.468     1.752    HOST_IF/D[2]
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.847     2.040    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.286ns (15.849%)  route 1.516ns (84.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           1.516     1.802    HOST_IF/D[5]
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.850     2.043    HOST_IF/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.373ns  (logic 0.286ns (12.055%)  route 2.087ns (87.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           2.087     2.373    HOST_IF/led0_OBUF
    SLICE_X56Y110        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.854     2.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X56Y110        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.643ns  (logic 0.265ns (10.011%)  route 2.378ns (89.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           2.378     2.643    psoc_reset_raw_IBUF
    SLICE_X52Y110        FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.854     2.047    clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  psoc_reset_rawp1_reg/C





