#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr  1 15:58:56 2024
# Process ID: 106056
# Current directory: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent97940 C:\Users\14435\Desktop\ECE385\Lab 6\Lab_6_2\Lab_6_2.xpr
# Log file: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/vivado.log
# Journal file: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1217.770 ; gain = 400.805
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.srcs/sources_1/bd/lab6_2/lab6_2.bd}}]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: mb_usb_hdmi_top
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/14435/Desktop/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1959.371 ; gain = 390.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lab6_2' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_uartlite_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_uartlite_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_clk_wiz_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_clk_wiz_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_gpio_0_1' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_gpio_0_1' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_gpio_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_gpio_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_gpio_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_gpio_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_mdm_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_mdm_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_microblaze_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_microblaze_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_microblaze_0_axi_intc_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_microblaze_0_axi_intc_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_microblaze_0_axi_periph_0' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:678]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_DGU77' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1768]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_DGU77' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1768]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1CLYS8I' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1900]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1CLYS8I' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1900]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11G7F5S' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11G7F5S' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2032]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_B98AOH' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2164]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_B98AOH' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2164]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1N7O5LW' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2296]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1N7O5LW' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2296]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_Y4NEGL' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2428]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_Y4NEGL' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2428]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_MYVZLZ' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2560]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_MYVZLZ' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2560]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_F7SN76' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_F7SN76' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2926]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_xbar_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_xbar_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'lab6_2_xbar_0' is unconnected for instance 'xbar' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1727]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'lab6_2_xbar_0' is unconnected for instance 'xbar' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1727]
WARNING: [Synth 8-7023] instance 'xbar' of module 'lab6_2_xbar_0' has 40 connections declared, but only 38 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:1727]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_microblaze_0_axi_periph_0' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:678]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1H9FZB5' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2692]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_dlmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_dlmb_v10_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_dlmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'lab6_2_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'lab6_2_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2838]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_ilmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_ilmb_v10_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_ilmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'lab6_2_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'lab6_2_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2884]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_lmb_bram_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_lmb_bram_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'lab6_2_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'lab6_2_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'lab6_2_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1H9FZB5' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:2692]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_rst_clk_wiz_1_100M_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'lab6_2_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:608]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'lab6_2_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:608]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'lab6_2_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:608]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_quad_spi_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_quad_spi_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'lab6_2_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
WARNING: [Synth 8-7071] port 'io1_o' of module 'lab6_2_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
WARNING: [Synth 8-7071] port 'io1_t' of module 'lab6_2_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
WARNING: [Synth 8-7071] port 'sck_t' of module 'lab6_2_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
WARNING: [Synth 8-7071] port 'ss_t' of module 'lab6_2_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'lab6_2_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:617]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_axi_timer_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_axi_timer_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/lab6_2_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'lab6_2_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:646]
WARNING: [Synth 8-7071] port 'generateout1' of module 'lab6_2_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:646]
WARNING: [Synth 8-7071] port 'pwm0' of module 'lab6_2_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:646]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'lab6_2_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:646]
INFO: [Synth 8-6157] synthesizing module 'lab6_2_xlconcat_0_0' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_xlconcat_0_0/synth/lab6_2_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_xlconcat_0_0' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_xlconcat_0_0/synth/lab6_2_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/synth/lab6_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:98]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/.Xil/Vivado-106056-BOOK-SIO57HHSUH/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.srcs/sources_1/new/ball.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.srcs/sources_1/new/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2065.207 ; gain = 496.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2065.207 ; gain = 496.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2065.207 ; gain = 496.609
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_uartlite_0_0/lab6_2_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_1/lab6_2_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_1_0/lab6_2_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_0/lab6_2_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_mdm_1_0/lab6_2_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_0/lab6_2_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_axi_intc_0/lab6_2_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_rst_clk_wiz_1_100M_0/lab6_2_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_timer_0_0/lab6_2_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_xbar_0/lab6_2_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_dlmb_bram_if_cntlr_0/lab6_2_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_dlmb_v10_0/lab6_2_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_ilmb_bram_if_cntlr_0/lab6_2_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_ilmb_v10_0/lab6_2_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_lmb_bram_0/lab6_2_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2065.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance mb_block_i/clk_wiz_1/inst/clkin1_ibufg. Found overlapping instances within the shape: clk_wiz/inst/clkin1_ibufg and mb_block_i/clk_wiz_1/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_0/lab6_2_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_0/lab6_2_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_0/lab6_2_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_axi_intc_0/lab6_2_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_axi_intc_0/lab6_2_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_clk_wiz_1_0/lab6_2_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_rst_clk_wiz_1_100M_0/lab6_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_rst_clk_wiz_1_100M_0/lab6_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_rst_clk_wiz_1_100M_0/lab6_2_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_rst_clk_wiz_1_100M_0/lab6_2_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_0/lab6_2_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_0/lab6_2_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_0/lab6_2_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_0/lab6_2_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_1/lab6_2_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_1/lab6_2_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_1/lab6_2_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_0_1/lab6_2_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_1_0/lab6_2_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_1_0/lab6_2_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_1_0/lab6_2_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_gpio_1_0/lab6_2_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_uartlite_0_0/lab6_2_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_uartlite_0_0/lab6_2_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_uartlite_0_0/lab6_2_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_uartlite_0_0/lab6_2_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_timer_0_0/lab6_2_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_timer_0_0/lab6_2_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port Clk can not be placed on PACKAGE_PIN N15 because the PACKAGE_PIN is occupied by port Clk [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:7]
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_axi_intc_0/lab6_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_microblaze_0_axi_intc_0/lab6_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_mdm_1_0/lab6_2_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_mdm_1_0/lab6_2_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_mdm_1_0/lab6_2_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_mdm_1_0/lab6_2_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6_2/Lab_6_2.gen/sources_1/bd/lab6_2/ip/lab6_2_axi_quad_spi_0_0/lab6_2_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2106.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2271.824 ; gain = 703.227
126 Infos, 134 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2271.824 ; gain = 1031.074
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 16:06:35 2024...
