package rv64

import chisel3._
import chisel3.util._
import Define._
import ControlUnit._

class ExcuteIO extends Bundle{
    // val rd     = Input()  --来自de
    // val rd     = Output()  --去往em  用两个Bundle可以解决命名冲突
    val deio = Input(new DERegIO)
    val emio = Output(new EMRegIO)

    //fc
    val fcex = Flipped(new FcExIO)

    //to Dcache
    val raddr = Output(UInt(X_LEN.W))
    val waddr = Output(UInt(X_LEN.W))
    val wdata = Output(UInt(X_LEN.W))
    val wmask = Output(UInt(8.W))

    val cl_type = Output(Bool())

    //Forward
    val fwex = Flipped(new FwPipeIO)

    //to CLINT
    val clex = Flipped(new ClExIO)

    //
    val has_inst = Output(Bool())

    //ioformem
    val ioformem = Flipped(new IOex)
}

class Excute extends Module{

    val io = IO(new ExcuteIO)
    //
    io.has_inst := io.deio.has_inst


    val alu = Module(new Alu)




    //乘除相关运算
    val mul_div_type = WireInit(0.B)

    val aluvalid_buffer = RegInit(0.B)
    val alu_buffer = RegInit(0.U(X_LEN.W))

    val alu_valid = WireInit(0.B)
    val alu_value = WireInit(0.U(X_LEN.W))

    when(alu.io.mul_div_outvalid && io.fcex.stall && !aluvalid_buffer){
        aluvalid_buffer := 1.B
        alu_buffer := alu.io.result
    }.elsewhen(!io.fcex.stall && aluvalid_buffer){
        aluvalid_buffer := 0.B
        alu_buffer := 0.U
    }

    alu_valid := alu.io.mul_div_outvalid | aluvalid_buffer
    alu_value := Mux(aluvalid_buffer, alu_buffer, alu.io.result)

    mul_div_type := (io.deio.alu_op === Alu.ALU_MUL) || (io.deio.alu_op === Alu.ALU_MULH) ||(io.deio.alu_op === Alu.ALU_MULHSU) ||
        (io.deio.alu_op === Alu.ALU_MULHU) ||(io.deio.alu_op === Alu.ALU_MULW) ||(io.deio.alu_op === Alu.ALU_DIV) ||(io.deio.alu_op === Alu.ALU_DIVU) ||
        (io.deio.alu_op === Alu.ALU_DIVW) ||(io.deio.alu_op === Alu.ALU_DIVUW)


    //内部逻辑
    val CLINT_type = Wire(Bool())

    CLINT_type := (io.deio.ld_type =/= 0.U || io.deio.sd_type =/= 0.U) &&      //load/store不涉及乘除相关操作
        (alu.io.result >= "h02000000".U) && (alu.io.result <= "h0200ffff".U)
    //驱动端口
    //顶层
    //emio
    io.emio.reg_wdata := MuxCase(alu.io.result,
        Seq(
            (io.emio.csr_wen) -> io.deio.csr_t,
            mul_div_type -> Mux(alu_valid, alu_value, 0.U)
        )
    )
        
        
    io.emio.wb_type := io.deio.wb_type
    io.emio.reg_waddr := io.deio.reg_waddr

    io.emio.ld_type := io.deio.ld_type
    io.emio.ld_addr_lowbit := io.raddr(2,0)  //是3位!!

    io.emio.csr_wdata := alu.io.result  //不涉及乘除相关操作
    io.emio.csr_wen := io.deio.csr_wen
    io.emio.csr_waddr := io.deio.csr_waddr

    io.emio.has_inst := io.deio.has_inst

    //to fc
    // io.jump_flag := (io.deio.branch_type).asBool && (alu.io.result).asBool
    io.fcex.jump_flag := (io.deio.branch_type).asBool && (alu.io.result).orR
    io.fcex.jump_pc := io.deio.branch_addr

    io.fcex.mul_div_busy := mul_div_type
    io.fcex.mul_div_valid := alu.io.mul_div_outvalid

    //to TM
    io.raddr := Mux( (io.deio.ld_type =/= 0.U) && (CLINT_type === 0.B) , alu.io.result, 0.U)   //load/store不涉及乘除相关操作
    

    val woffset = Cat(alu.io.result(2,0), 0.U(3.W))  //这一套用于对齐访问
    io.waddr := Mux((io.deio.sd_type =/= 0.U) && (CLINT_type === 0.B) , alu.io.result, 0.U)
    io.wdata := io.deio.reg2_rdata << woffset
    io.wmask := MuxLookup(io.deio.sd_type, 0.U,
        Seq(
            SD_SB -> ("b00000001".U << alu.io.result(2,0)),
            SD_SH -> ("b00000011".U << alu.io.result(2,0)),
            SD_SW -> ("b00001111".U << alu.io.result(2,0)),
            SD_SD -> "b11111111".U
        )
    )

    //这一套用于io的非对齐
    val io_offset = Cat(alu.io.result(2,0), 0.U(3.W))  //需要4字节对齐
    io.ioformem.addr := io.raddr | io.waddr
    io.ioformem.data := io.deio.reg2_rdata << io_offset
    io.ioformem.mask := MuxLookup(io.deio.sd_type, 0.U,
        Seq(
            SD_SB -> ("b00000001".U << alu.io.result(2,0)),
            SD_SH -> ("b00000011".U << alu.io.result(2,0)),
            SD_SW -> ("b00001111".U << alu.io.result(2,0)),
            SD_SD -> "b11111111".U  //应该不存在该情况
        )
    )
    io.ioformem.ld_type := io.deio.ld_type
    io.ioformem.sd_type := io.deio.sd_type
    




    io.cl_type := CLINT_type

    //clex
    io.clex.valid := CLINT_type
    io.clex.ld_type := io.deio.ld_type
    io.clex.raddr := alu.io.result

    io.clex.sd_type := io.deio.sd_type
    io.clex.waddr := alu.io.result
    io.clex.wmask := MuxLookup(io.deio.sd_type, 0.U,  //暂且不管
        Seq(
            SD_SB -> "b00000001".U,
            SD_SH -> "b00000011".U,
            SD_SW -> "b00001111".U,
            SD_SD -> "b11111111".U
        )
    )
    io.clex.wdata := io.deio.reg2_rdata

    //fw
    io.fwex.reg_waddr := io.deio.reg_waddr
    io.fwex.reg_we := (io.deio.wb_type === WB_ALU || io.deio.wb_type === WB_CSR)
    io.fwex.reg_wdata := MuxCase(0.U,
        Seq(
            (io.deio.wb_type === WB_ALU) -> MuxCase(alu.io.result, 
                Seq(
                    mul_div_type -> Mux(alu_valid, alu_value, 0.U)
                )
            ),
            (io.deio.wb_type === WB_CSR) -> io.deio.csr_t
        )
    )

    io.fwex.csr_wdata := alu.io.result //不涉及乘除操作
    io.fwex.csr_wen := io.emio.csr_wen
    io.fwex.csr_waddr := io.emio.csr_waddr

    //alu
    alu.io.op_a := io.deio.op_a
    alu.io.op_b := io.deio.op_b
    alu.io.alu_op := io.deio.alu_op
    alu.io.shamt := io.deio.shamt

    alu.io.mul_div_flush := io.fcex.flush

}
