"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([["88013"],{28192(e,n,l){l.r(n),l.d(n,{metadata:()=>i,default:()=>g,frontMatter:()=>s,contentTitle:()=>o,toc:()=>c,assets:()=>d});var i=JSON.parse('{"id":"language/verilog/behavior","title":"Behavior","description":"- reg = net/reg: \u5DE6\u5F0F\u53EA\u80FD\u662F reg.","source":"@site/content/language/verilog/behavior.md","sourceDirName":"language/verilog","slug":"/language/verilog/behavior","permalink":"/notes/language/verilog/behavior","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/behavior.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Behavior","permalink":"/notes/tags/behavior"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":12,"frontMatter":{"sidebar_position":12,"tags":["Language","Verilog","Behavior"]},"sidebar":"tutorialSidebar","previous":{"title":"Dataflow","permalink":"/notes/language/verilog/dataflow"},"next":{"title":"State Machine","permalink":"/notes/language/verilog/state-machine"}}'),r=l(62615),a=l(30416);let s={sidebar_position:12,tags:["Language","Verilog","Behavior"]},o="Behavior",d={},c=[{value:"\u65F6\u5EF6\u63A7\u5236",id:"\u65F6\u5EF6\u63A7\u5236",level:2},{value:"\u4E8B\u4EF6\u63A7\u5236",id:"\u4E8B\u4EF6\u63A7\u5236",level:2},{value:"\u8BED\u53E5\u5185/\u95F4\u63A7\u5236",id:"\u8BED\u53E5\u5185\u95F4\u63A7\u5236",level:2},{value:"Always",id:"always",level:2},{value:"If Else",id:"if-else",level:2},{value:"Case",id:"case",level:2},{value:"Loop",id:"loop",level:2},{value:"For",id:"for",level:3},{value:"Repeat",id:"repeat",level:3},{value:"Forever",id:"forever",level:3},{value:"Force and Release",id:"force-and-release",level:2},{value:"Blocking and Non-Blocking",id:"blocking-and-non-blocking",level:2},{value:"Disable",id:"disable",level:2},{value:"Delay",id:"delay",level:2}];function t(e){let n={code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",pre:"pre",strong:"strong",ul:"ul",...(0,a.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"behavior",children:"Behavior"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"reg = net/reg"}),": \u5DE6\u5F0F\u53EA\u80FD\u662F ",(0,r.jsx)(n.code,{children:"reg"}),"."]}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"\u65F6\u5EF6\u63A7\u5236",children:"\u65F6\u5EF6\u63A7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"#num\n\nparameter cycle = 30;\n\n# 2\n# cycle/2\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u4E8B\u4EF6\u63A7\u5236",children:"\u4E8B\u4EF6\u63A7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"@(*);\n@( sel, a, b);\n@(sel or a or b);\n@(posedge CLK);\n@(negedge CLK);\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u8BED\u53E5\u5185\u95F4\u63A7\u5236",children:"\u8BED\u53E5\u5185/\u95F4\u63A7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"q = @(posedge clk_iol) d; // \u8BED\u53E5\u5185\u4E8B\u4EF6\u63A7\u5236\n\n@(posedge clk_iol)        // \u8BED\u53E5\u95F4\u4E8B\u4EF6\u63A7\u5236\n    q = temp;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"always",children:"Always"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"always @(\u4E8B\u4EF61, \u4E8B\u4EF62, ...)\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"if-else",children:"If Else"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u5FC5\u987B\u6DFB\u52A0 else"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"if (condition1)\n    begin\n        ...;\n    end\nelse if (condition2)\n    begin\n        ...;\n    end\nelse\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"case",children:"Case"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["expr: \u5E38\u91CF/\u53D8\u91CF/\u8FDE\u63A5\u8FD0\u7B97\u7B26","/x/z"]}),"\n",(0,r.jsx)(n.li,{children:"casex: \u5F53\u8F93\u5165\u67D0\u4E00\u4F4D\u4E3A x/z \u65F6\uFF0C\u5FFD\u7565\u6B64\u4F4D\u5339\u914D(\u6052\u5C06\u6B64\u4F4D\u5339\u914D\u4E3A\u771F)"}),"\n",(0,r.jsx)(n.li,{children:"casez: \u5F53\u8F93\u5165\u67D0\u4E00\u4F4D\u4E3A z \u65F6\uFF0C\u5FFD\u7565\u6B64\u4F4D\u5339\u914D(\u6052\u5C06\u6B64\u4F4D\u5339\u914D\u4E3A\u771F)"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"case (expr)\n    item 1:\n        begin\n            ...;\n        end\n    item 2:\n        begin\n            ...;\n        end\n    item 3:\n        begin\n            ...;\n        end\n    default:\n        ...;\nendcase\n"})}),"\n",(0,r.jsx)(n.h2,{id:"loop",children:"Loop"}),"\n",(0,r.jsx)(n.h3,{id:"for",children:"For"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"for (\u5FAA\u73AF\u521D\u503C; \u5FAA\u73AF\u6761\u4EF6; \u63A7\u5236\u90E8\u5206)\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h3,{id:"repeat",children:"Repeat"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["initial for ",(0,r.jsx)(n.strong,{children:"test bench"})]}),"\n",(0,r.jsxs)(n.li,{children:["\u5F53\u9700 if/else \u8FDB\u884C\u65AD\u8A00\u65F6,\u6CE8\u610F ",(0,r.jsx)(n.strong,{children:"\u5EF6\u65F6"})," \u9020\u6210\u7684\u9519\u8BEF\u903B\u8F91"]}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// \u91CD\u590D\u4E8B\u4EF6\u63A7\u5236:\n// \u5148\u8BA1\u7B97\u597D\u53F3\u503C, \u7B49\u5F85\u65F6\u949F clk \u4E0A\u51FA\u73B02\u4E2A\u8D1F\u8DF3\u53D8\u6CBF, \u518D\u628A\u53F3\u503C\u8D4B\u7ED9 result\nresult = repeat (2) @(negedge clk) hw_data + hr_data;\n\n// repeat \u5FAA\u73AF\u8BED\u53E5:\nrepeat (2)\n    @(posedge clk) result = hw_data + hr_data;\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"initial begin\n    inc_DAC = 1'b1;\n\n    repeat(4095) @(posedge clk); // bring DAC right up to point of rollover\n    inc_DAC = 1'b0;\n    inc_sym = 1'b1;\n\n    repeat(7)@(posedge clk); // bring sample count up to 7\n    inc_sym = 1'b0;\nend\n\ninitial begin\n    #100 $finish; // run simulation for 100 units\nend\n"})}),"\n",(0,r.jsx)(n.h3,{id:"forever",children:"Forever"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// $stop, $finish \u53EF\u4EE5\u7EC8\u6B62 forever loop\nforever #10 clk = ~ clk;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"force-and-release",children:"Force and Release"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"initial\n    begin\n        force test_reset = penalty & rtc_intr;\n        #5;\n        release test_reset;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"blocking-and-non-blocking",children:"Blocking and Non-Blocking"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["Blocking(",(0,r.jsx)(n.code,{children:"="}),"): \u987A\u5E8F\u6267\u884C"]}),"\n",(0,r.jsxs)(n.li,{children:["Non-Blocking(",(0,r.jsx)(n.code,{children:"<="}),"): \u5E76\u884C\u6267\u884C"]}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"output = input_logic;\n\noutput <= input_logic;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"disable",children:"Disable"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:'begin : break\n    for (i = 0; i < n; i = i+1) begin : continue\n        @(posedge clk)\n        if (a == 0) // "continue" loop\n            disable continue;\n        if (a == b) // "break" from loop\n            disable break;\n        statement1\n        statement2\n    end\nend\n'})}),"\n",(0,r.jsx)(n.h2,{id:"delay",children:"Delay"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u8BED\u53E5\u5185\u65F6\u5EF6"}),"\n",(0,r.jsx)(n.li,{children:"\u8BED\u53E5\u95F4\u65F6\u5EF6"}),"\n",(0,r.jsx)(n.li,{children:"\u8BED\u53E5\u5185\u65F6\u5EF6\u671F\u95F4\uFF1A\u53F3\u503C\u4FDD\u6301\u7A33\u5B9A\u4E0D\u53D8\uFF0C\u624D\u53EF\u6210\u529F\u8D4B\u7ED9\u5DE6\u503C"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"sum = (a ^ b) ^ cin;\n#4 t1 = a & cin;\n"})})]})}function g(e={}){let{wrapper:n}={...(0,a.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(t,{...e})}):t(e)}},30416(e,n,l){l.d(n,{R:()=>s,x:()=>o});var i=l(59471);let r={},a=i.createContext(r);function s(e){let n=i.useContext(a);return i.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function o(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),i.createElement(a.Provider,{value:n},e.children)}}}]);