vsim -gui work.test_lfsr
# vsim -gui work.test_lfsr 
# Start time: 13:05:07 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_lfsr(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
# Compile of LFSR_PRNG.vhd was successful.
# Compile of Test_LFSR.vhd was successful.
# 2 compiles, 0 failed with no errors.
run
# ** Failure: desired end of simulation
#    Time: 1300 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
run
# ** Failure: desired end of simulation
#    Time: 2600 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
add wave -position insertpoint  \
sim:/test_lfsr/clk \
sim:/test_lfsr/rst \
sim:/test_lfsr/prn \
sim:/test_lfsr/full_period
run
# ** Failure: desired end of simulation
#    Time: 3900 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
add wave -position end  sim:/test_lfsr/prn
add wave -position end  sim:/test_lfsr/full_period
add wave -position end  sim:/test_lfsr/DUT/D123456
add wave -position end  sim:/test_lfsr/DUT/clk
add wave -position end  sim:/test_lfsr/DUT/rst
add wave -position end  sim:/test_lfsr/DUT/prn
add wave -position end  sim:/test_lfsr/DUT/clk
add wave -position end  sim:/test_lfsr/clk
add wave -position end  sim:/test_lfsr/rst
add wave -position end  sim:/test_lfsr/prn
quit -sim
# End time: 13:13:06 on Jan 28,2025, Elapsed time: 0:07:59
# Errors: 3, Warnings: 2
vsim -gui work.lfsr_prng
# vsim -gui work.lfsr_prng 
# Start time: 13:13:53 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
vsim -gui work.test_lfsr
# End time: 13:14:31 on Jan 28,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim -gui work.test_lfsr 
# Start time: 13:14:31 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_lfsr(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
run
# ** Failure: desired end of simulation
#    Time: 1300 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
vsim -gui work.lfsr_prng
# End time: 20:36:47 on Jan 28,2025, Elapsed time: 7:22:16
# Errors: 0, Warnings: 1
# vsim -gui work.lfsr_prng 
# Start time: 20:36:47 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
# Compile of LFSR_PRNG.vhd was successful.
# Compile of Test_LFSR.vhd was successful.
# 2 compiles, 0 failed with no errors.
run
vsim work.lfsr_prng
# End time: 20:38:13 on Jan 28,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 2
# vsim work.lfsr_prng 
# Start time: 20:38:13 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
add wave -position insertpoint  \
sim:/lfsr_prng/prn \
sim:/lfsr_prng/clk \
sim:/lfsr_prng/rst \
sim:/lfsr_prng/D123456
force -freeze sim:/lfsr_prng/clk 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/lfsr_prng/rst 1 0
run
force -freeze sim:/lfsr_prng/rst 0 0
run
quit -sim
# End time: 20:50:54 on Jan 28,2025, Elapsed time: 0:12:41
# Errors: 0, Warnings: 1
# Compile of LFSR_PRNG.vhd was successful.
# Compile of Test_LFSR.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test_lfsr
# vsim work.test_lfsr 
# Start time: 21:01:20 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_lfsr(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
vsim work.test_lfsr
# End time: 21:30:36 on Jan 28,2025, Elapsed time: 0:29:16
# Errors: 0, Warnings: 2
# vsim work.test_lfsr 
# Start time: 21:30:36 on Jan 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_lfsr(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lfsr_prng(rtl)
run -all
# ** Failure: desired end of simulation
#    Time: 1300 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
add wave -position end  sim:/test_lfsr/clk
add wave -position end  sim:/test_lfsr/rst
add wave -position end  sim:/test_lfsr/prn
add wave -position end sim:/test_lfsr/DUT/*
run -all
# ** Failure: desired end of simulation
#    Time: 2600 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
run
# ** Failure: desired end of simulation
#    Time: 3900 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
run
# ** Failure: desired end of simulation
#    Time: 5200 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
# Compile of LFSR_PRNG.vhd was successful.
# Compile of Test_LFSR.vhd was successful.
# 2 compiles, 0 failed with no errors.
run
# ** Failure: desired end of simulation
#    Time: 6500 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
force -freeze sim:/test_lfsr/DUT/D123456 1 0, 0 {20000 ps} -r 40ns
# Value length (1) does not equal array index length (6).
# ** UI-Msg: (vsim-4011) Invalid force value: 1 0, 0 {20000 ps}.
# 
run
# ** Failure: desired end of simulation
#    Time: 7800 ns  Iteration: 0  Process: /test_lfsr/testing File: C:/FPGALabrp/Test_LFSR.vhd
# Break in Process testing at C:/FPGALabrp/Test_LFSR.vhd line 36
