{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668640200090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668640200090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:09:59 2022 " "Processing started: Wed Nov 16 17:09:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668640200090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668640200090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668640200090 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668640200176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668640200915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668640200915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640200944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640200944 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668640201506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668640201649 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640201649 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:myClk\|clock_out clock_divider:myClk\|clock_out " "create_clock -period 1.000 -name clock_divider:myClk\|clock_out clock_divider:myClk\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668640201669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668640201669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " "create_clock -period 1.000 -name cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668640201669 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640201669 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640201688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640201688 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668640201688 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668640201705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640202735 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668640202738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668640202747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668640208547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668640208547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.057 " "Worst-case setup slack is -99.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640208549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640208549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.057          -72938.496 clock_divider:myClk\|clock_out  " "  -99.057          -72938.496 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640208549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -91.470            -213.945 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "  -91.470            -213.945 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640208549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633             -96.893 clk  " "   -2.633             -96.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640208549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640208549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.215 " "Worst-case hold slack is -0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.429 clock_divider:myClk\|clock_out  " "   -0.215              -0.429 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clk  " "    0.390               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.581               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "    2.581               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640209022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640209026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640209028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -3746.752 clock_divider:myClk\|clock_out  " "   -2.174           -3746.752 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -5.707 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "   -0.782              -5.707 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622             -20.780 clk  " "   -0.622             -20.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640209032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640209032 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668640209528 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640209528 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668640209532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668640209577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668640211863 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640212226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640212226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668640212226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640213257 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668640214503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668640214503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -100.477 " "Worst-case setup slack is -100.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -100.477          -73899.357 clock_divider:myClk\|clock_out  " " -100.477          -73899.357 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.128            -216.155 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "  -93.128            -216.155 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.830             -95.974 clk  " "   -2.830             -95.974 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640214506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.139 " "Worst-case hold slack is -0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.277 clock_divider:myClk\|clock_out  " "   -0.139              -0.277 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.387               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "    2.387               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640214978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640214982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640214984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -3683.587 clock_divider:myClk\|clock_out  " "   -2.174           -3683.587 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -5.065 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "   -0.686              -5.065 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632             -22.315 clk  " "   -0.632             -22.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640214987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640214987 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668640215468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640215468 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668640215472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668640215622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668640217849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640218218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640218218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668640218218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640219232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668640219708 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668640219708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.183 " "Worst-case setup slack is -56.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640219711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640219711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.183          -41338.390 clock_divider:myClk\|clock_out  " "  -56.183          -41338.390 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640219711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.544            -123.469 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "  -51.544            -123.469 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640219711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327             -43.027 clk  " "   -1.327             -43.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640219711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640219711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.107 " "Worst-case hold slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.229 clock_divider:myClk\|clock_out  " "   -0.107              -0.229 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clk  " "    0.209               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "    1.443               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640220181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640220185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640220186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -3331.510 clock_divider:myClk\|clock_out  " "   -2.174           -3331.510 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -4.221 clk  " "   -0.597              -4.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -2.772 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "   -0.522              -2.772 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640220189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640220189 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668640220662 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640220662 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668640220666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640220974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout " "Cell: myCPU\|myinstructionrom\|Mux4~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668640220974 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668640220974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640221987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668640222475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668640222475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.440 " "Worst-case setup slack is -52.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.440          -38533.802 clock_divider:myClk\|clock_out  " "  -52.440          -38533.802 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.353            -114.623 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "  -48.353            -114.623 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255             -36.255 clk  " "   -1.255             -36.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640222478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.053 " "Worst-case hold slack is -0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.105 clock_divider:myClk\|clock_out  " "   -0.053              -0.105 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "    1.386               0.000 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640222985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640222985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640223030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668640223032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640223036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640223036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -3288.834 clock_divider:myClk\|clock_out  " "   -2.174           -3288.834 clock_divider:myClk\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640223036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -4.158 clk  " "   -0.577              -4.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640223036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -1.671 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\]  " "   -0.343              -1.671 cpu:myCPU\|processor:myprocessor\|flipFlopD:myClockFlop\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668640223036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668640223036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668640223552 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668640223552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668640224651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668640224652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5428 " "Peak virtual memory: 5428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668640224750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:10:24 2022 " "Processing ended: Wed Nov 16 17:10:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668640224750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668640224750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668640224750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668640224750 ""}
