--------------------------------------------------- 
INFO 
VSIM path: ~/intelFPGA/20.1/modelsim_ase/bin/vsim
Project: Avalon-MM slave to hyperbus converter
Clock period: 10 ns
Burst lenght: 10
--------------------------------------------------- 
Start simulation... 
Simulation completed 
DUT is working correctly 
Verification result: PASSED 
