,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/SI-RISCV/e200_opensource.git,2017-07-27 15:38:44+00:00,"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2",994,SI-RISCV/e200_opensource,98553575,Verilog,e200_opensource,94482,2521,2024-04-12 02:44:23+00:00,"['risc-v', 'ultra-low-power', 'cpu', 'core', 'china', 'verilog', 'nuclei']",https://api.github.com/licenses/apache-2.0
1,https://github.com/MiSTer-devel/ao486_MiSTer.git,2017-08-03 14:24:42+00:00,ao486 port for MiSTer,65,MiSTer-devel/ao486_MiSTer,99241202,Verilog,ao486_MiSTer,107682,235,2024-04-08 11:49:46+00:00,[],
2,https://github.com/tinyfpga/TinyFPGA-B-Series.git,2017-07-08 15:51:54+00:00,Open source design files for the TinyFPGA B-Series boards.  ,35,tinyfpga/TinyFPGA-B-Series,96628676,Verilog,TinyFPGA-B-Series,366,186,2024-03-05 06:25:01+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/MIPSfpga/schoolMIPS.git,2017-06-15 20:52:37+00:00,"CPU microarchitecture, step by step",63,MIPSfpga/schoolMIPS,94477976,Verilog,schoolMIPS,12117,176,2024-04-10 22:24:53+00:00,[],
4,https://github.com/MiSTer-devel/Minimig-AGA_MiSTer.git,2017-06-13 19:10:39+00:00,,52,MiSTer-devel/Minimig-AGA_MiSTer,94248355,Verilog,Minimig-AGA_MiSTer,122371,140,2024-04-03 13:10:19+00:00,[],None
5,https://github.com/ZipCPU/dspfilters.git,2017-08-18 23:13:52+00:00,A collection of demonstration digital filters,36,ZipCPU/dspfilters,100756558,Verilog,dspfilters,526,127,2024-04-06 07:23:28+00:00,"['filter', 'lfsr', 'demonstration-filters', 'fpga', 'verilog', 'dsp', 'gplv3']",None
6,https://github.com/MiSTer-devel/C64_MiSTer.git,2017-06-13 18:51:26+00:00,,56,MiSTer-devel/C64_MiSTer,94246782,Verilog,C64_MiSTer,128824,110,2024-04-05 23:40:01+00:00,[],None
7,https://github.com/WangXuan95/FPGA-NFC.git,2017-07-20 11:37:28+00:00,Build an NFC (RFID) card reader using FPGA and simple circuit instead of RFID-specfic chip. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。,18,WangXuan95/FPGA-NFC,97828325,Verilog,FPGA-NFC,512,91,2024-03-26 15:06:37+00:00,"['rfid', 'nfc', 'fpga', 'verilog', 'systemverilog', 'iso14443', 'iso14443a']",https://api.github.com/licenses/gpl-3.0
8,https://github.com/jiaowushuang/fpga_design.git,2017-08-02 01:10:26+00:00,这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统,31,jiaowushuang/fpga_design,99057194,Verilog,fpga_design,298413,65,2024-04-10 18:26:40+00:00,[],None
9,https://github.com/hpb-project/TOE.git,2017-08-11 09:00:22+00:00,TCP Offload Engine ,29,hpb-project/TOE,100013147,Verilog,TOE,473,63,2024-04-05 16:20:07+00:00,[],None
10,https://github.com/fpgasystems/caribou.git,2017-06-21 15:00:49+00:00,Caribou: Distributed Smart Storage built with FPGAs,21,fpgasystems/caribou,95016209,Verilog,caribou,41709,63,2024-04-02 00:57:55+00:00,"['fpga', 'storage', 'consensus', 'tcp', 'regex']",https://api.github.com/licenses/gpl-3.0
11,https://github.com/myriadrf/LimeSDR-Mini_GW.git,2017-07-01 11:42:38+00:00,LimeSDR-Mini board FPGA project,40,myriadrf/LimeSDR-Mini_GW,95960868,Verilog,LimeSDR-Mini_GW,57628,54,2024-03-12 10:17:07+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/nhasbun/de10nano_vgaHdmi_chip.git,2017-06-19 00:16:17+00:00,Test for video output using the ADV7513 chip on a de10 nano board,19,nhasbun/de10nano_vgaHdmi_chip,94720720,Verilog,de10nano_vgaHdmi_chip,3126,47,2024-02-09 06:22:32+00:00,"['fpga', 'de10nano', 'arm', 'vga', 'hdmi', 'quartus', 'verilog', 'video', 'terasic-de1-soc']",https://api.github.com/licenses/mit
13,https://github.com/suyashmahar/RISC-processor.git,2017-07-01 17:31:08+00:00,Simple single cycle RISC processor written in Verilog ,6,suyashmahar/RISC-processor,95978520,Verilog,RISC-processor,153,46,2024-01-16 03:58:35+00:00,"['risc-processor', 'assembler']",https://api.github.com/licenses/mit
14,https://github.com/MiSTer-devel/Menu_MiSTer.git,2017-06-13 19:01:07+00:00,,38,MiSTer-devel/Menu_MiSTer,94247614,Verilog,Menu_MiSTer,24587,43,2024-03-27 19:12:29+00:00,[],None
15,https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication.git,2017-08-03 08:40:33+00:00,This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.,8,pontazaricardo/Verilog_Calculator_Matrix_Multiplication,99210736,Verilog,Verilog_Calculator_Matrix_Multiplication,3910,42,2023-12-19 15:12:33+00:00,"['verilog', 'vhdl', 'calculator', 'matrix-multiplication', 'xilinx', 'xilinx-ise', 'xilinx-vivado', 'xilinx-fpga', 'low-level-programming', 'hardware-designs', 'ic-design']",https://api.github.com/licenses/mpl-2.0
16,https://github.com/MiSTer-devel/ZX-Spectrum_MISTer.git,2017-06-13 18:55:33+00:00,,31,MiSTer-devel/ZX-Spectrum_MISTer,94247136,Verilog,ZX-Spectrum_MISTer,87650,41,2024-02-13 02:58:12+00:00,[],None
17,https://github.com/Grootzz/Verilog-FIR.git,2017-08-04 12:50:10+00:00,FIR implemention with Verilog,16,Grootzz/Verilog-FIR,99342350,Verilog,Verilog-FIR,645,37,2024-04-05 16:27:55+00:00,"['fir', 'verilog', 'verilog-fir', 'matlab']",None
18,https://github.com/lightcode/8bit-computer.git,2017-08-15 20:22:36+00:00,A simple 8-bit computer build in Verilog.,4,lightcode/8bit-computer,100416347,Verilog,8bit-computer,78,35,2024-02-22 15:11:27+00:00,['verilog-hdl'],None
19,https://github.com/ZipCPU/dbgbus.git,2017-06-14 23:57:14+00:00,A collection of debugging busses developed and presented at zipcpu.com,4,ZipCPU/dbgbus,94382126,Verilog,dbgbus,338,31,2023-12-02 22:54:41+00:00,"['fgpa', 'wishbone-bus', 'wishbone', 'debugging-tools', 'verilator', 'verilog']",None
20,https://github.com/toothlessco/arty-glitcher.git,2017-08-17 06:19:25+00:00,FPGA-based glitcher for the Digilent Arty FPGA development board.,13,toothlessco/arty-glitcher,100568653,Verilog,arty-glitcher,18,29,2024-03-07 13:01:18+00:00,[],None
21,https://github.com/MatrixAINetwork/SIMD-architecture.git,2017-08-15 13:20:22+00:00,Overall multi-core SIMD microarchitecture,23,MatrixAINetwork/SIMD-architecture,100379399,Verilog,SIMD-architecture,38,24,2024-04-03 07:31:00+00:00,[],None
22,https://github.com/ucdrstdenis/cdsAsync.git,2017-08-07 16:36:50+00:00,cdsAsync: An Asynchronous VLSI Toolset & Schematic Library ,7,ucdrstdenis/cdsAsync,99598603,Verilog,cdsAsync,29065,24,2024-03-02 16:45:58+00:00,"['asynchronous', 'asynchronous-circuits', 'qdi', 'schematic', 'schematic-library', 'verilog', 'ocean', 'skill', 'automated-measurement', 'pvt-sweep', 'cadence', 'virtuoso', 'vlsi', 'ic-design', 'cell-library']",
23,https://github.com/MiSTer-devel/MemTest_MiSTer.git,2017-06-17 14:51:37+00:00,,16,MiSTer-devel/MemTest_MiSTer,94630127,Verilog,MemTest_MiSTer,12577,20,2024-03-27 06:33:41+00:00,[],None
24,https://github.com/riscveval/Rocket-Chip.git,2017-07-27 03:19:02+00:00,,7,riscveval/Rocket-Chip,98489094,Verilog,Rocket-Chip,48374,20,2024-04-08 15:22:52+00:00,[],https://api.github.com/licenses/bsd-2-clause
25,https://github.com/sancus-tee/sancus-core.git,2017-06-27 16:10:30+00:00,Minimal OpenMSP430 hardware extensions for isolation and attestation,14,sancus-tee/sancus-core,95577250,Verilog,sancus-core,74842,20,2023-05-10 08:45:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
26,https://github.com/qiaoxu123/Electronic-competition.git,2017-08-02 12:10:35+00:00,全国大学生电子设计大赛往年赛题--仪器仪表类练习,2,qiaoxu123/Electronic-competition,99112520,Verilog,Electronic-competition,867741,19,2024-02-02 08:15:40+00:00,[],None
27,https://github.com/mattzgto/bladerf-dvbs2.git,2017-07-19 19:00:47+00:00,16-APSK DVB-S2 Transmitter for BladeRF,5,mattzgto/bladerf-dvbs2,97751498,Verilog,bladerf-dvbs2,291648,18,2024-01-12 21:37:07+00:00,[],None
28,https://github.com/mesarcik/DRFM.git,2017-07-28 15:04:09+00:00,"Code for paper entitled ""Low Cost FPGA based Implementation of a DRFM System"" ",10,mesarcik/DRFM,98660706,Verilog,DRFM,100950,17,2024-04-09 08:08:56+00:00,"['radar', 'dsp', 'fpga', 'verilog', 'python', 'matlab', 'radio', 'sdr']",None
29,https://github.com/aquaxis/FPGAMAG18.git,2017-07-26 12:19:34+00:00,FPGA Magazine No.18 - RISC-V,6,aquaxis/FPGAMAG18,98419535,Verilog,FPGAMAG18,1555,17,2024-01-21 22:23:53+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/r4d10n/iCEstick-hacks.git,2017-08-11 17:35:45+00:00,iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter,1,r4d10n/iCEstick-hacks,100056388,Verilog,iCEstick-hacks,3,17,2023-12-14 09:50:38+00:00,"['fm', 'transmitter', 'icestick', 'ice40', 'pll']",https://api.github.com/licenses/mit
31,https://github.com/sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog.git,2017-06-21 04:25:34+00:00,This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.,11,sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog,94962619,Verilog,128-Bit-AES-Encryption-and-Decryption-in-Verilog,11,16,2024-03-04 02:43:27+00:00,[],None
32,https://github.com/PulseRain/Mustang.git,2017-07-17 06:47:09+00:00,Top level of PulseRain M10 RTL design,10,PulseRain/Mustang,97443914,Verilog,Mustang,13019,13,2022-09-07 13:54:32+00:00,[],
33,https://github.com/ybch14/Single-Cycle-CPU-with-Verilog.git,2017-08-08 04:27:09+00:00,,3,ybch14/Single-Cycle-CPU-with-Verilog,99649953,Verilog,Single-Cycle-CPU-with-Verilog,1239,13,2024-03-19 14:15:54+00:00,[],None
34,https://github.com/asicguy/spacex_uart.git,2017-07-21 02:18:24+00:00,Project and presentation for SpaceX Application,3,asicguy/spacex_uart,97896480,Verilog,spacex_uart,2948,13,2024-03-23 07:22:37+00:00,[],None
35,https://github.com/Digilent/Zedboard-OLED.git,2017-06-19 22:19:21+00:00,,9,Digilent/Zedboard-OLED,94825701,Verilog,Zedboard-OLED,42,13,2023-10-13 17:37:48+00:00,[],None
36,https://github.com/csyxwei/Digital-Logic-Design-Experiment.git,2017-06-30 14:22:14+00:00,数字逻辑实验作业,0,csyxwei/Digital-Logic-Design-Experiment,95895548,Verilog,Digital-Logic-Design-Experiment,3328,12,2024-03-31 12:54:28+00:00,[],None
37,https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit.git,2017-06-13 14:19:16+00:00,PolarFire FPGA sample RISC-V designs,6,RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit,94220996,Verilog,MPF300T-PolarFire-Eval-Kit,111986,12,2024-01-08 10:25:04+00:00,[],None
38,https://github.com/PulseRain/PulseRain_FP51_MCU.git,2017-07-18 09:31:44+00:00,"PulseRain FP51 MCU, with peripherals",11,PulseRain/PulseRain_FP51_MCU,97580244,Verilog,PulseRain_FP51_MCU,153,12,2022-02-09 03:31:28+00:00,[],
39,https://github.com/michaelengel/iCE40HX1K-EVB.git,2017-08-14 08:17:51+00:00,Designs for the Olimex iCE40HX1K-EVB board,3,michaelengel/iCE40HX1K-EVB,100244301,Verilog,iCE40HX1K-EVB,78,11,2023-02-14 15:13:10+00:00,[],None
40,https://github.com/Grootzz/SPI.git,2017-07-31 01:33:08+00:00,"Exchange data using spi, the code simulate the master's behavior of send data to slave.",2,Grootzz/SPI,98836240,Verilog,SPI,3,10,2023-06-23 16:36:06+00:00,[],None
41,https://github.com/dvanmali/Superscalar_Pipeline_Processor.git,2017-06-20 05:47:55+00:00,"Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predictor, and a 2-way superscalar pipeline processor issuing two instructions at a time. Intended for creators Yiming Gan and Dylan Vanmali.",2,dvanmali/Superscalar_Pipeline_Processor,94854275,Verilog,Superscalar_Pipeline_Processor,888,10,2024-03-29 22:25:56+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/rohitk-singh/usb-device.git,2017-08-13 04:26:01+00:00,USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface,3,rohitk-singh/usb-device,100153725,Verilog,usb-device,36,10,2024-04-01 16:20:47+00:00,"['python3', 'migen', 'usb', 'ip-core', 'usb-devices']",https://api.github.com/licenses/mit
43,https://github.com/brandonpelfrey/ice40-toys-and-examples.git,2017-08-20 19:42:49+00:00,Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain,1,brandonpelfrey/ice40-toys-and-examples,100884623,Verilog,ice40-toys-and-examples,15,10,2023-10-10 10:52:09+00:00,[],https://api.github.com/licenses/mit
44,https://github.com/h1kari/desrtfpga.git,2017-08-02 22:31:24+00:00,DES Rainbow Table FPGA Code,1,h1kari/desrtfpga,99166351,Verilog,desrtfpga,165,10,2024-03-26 13:16:15+00:00,[],None
45,https://github.com/Roboy/roboy_fpga_code.git,2017-07-24 18:04:32+00:00,This repository contains FPGA code for various projects like Lighthouse Tracking as well as some IP cores. The repository is board-independent and should be used as a submodule for bigger projects.,2,Roboy/roboy_fpga_code,98219992,Verilog,roboy_fpga_code,33107,10,2022-09-11 15:05:06+00:00,[],None
46,https://github.com/spike556/HuffmanCode.git,2017-07-27 04:58:44+00:00,hardware implement of huffman coding(written in verilog),3,spike556/HuffmanCode,98495486,Verilog,HuffmanCode,33,10,2024-02-25 11:03:17+00:00,"['verilog', 'huffman-coding', 'cpp']",https://api.github.com/licenses/gpl-3.0
47,https://github.com/canerpotur/FPGA.git,2017-06-20 18:48:31+00:00,"This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image on a VGA monitor.",4,canerpotur/FPGA,94924465,Verilog,FPGA,6452,9,2024-03-14 08:52:06+00:00,"['verilog', 'fpga', 'vga-driver', 'image-processing']",None
48,https://github.com/furrtek/DottoriLog.git,2017-08-14 11:39:47+00:00,Dottori-Kun for FPGA,0,furrtek/DottoriLog,100261183,Verilog,DottoriLog,458,9,2023-08-10 15:13:05+00:00,"['dottori-kun', 'fpga', 'verilog', 'arcade', 'video', 'logic', 'sega', 'jamma', 'altera']",
49,https://github.com/bohanw/jpeg_comp_verilog.git,2017-08-02 01:42:33+00:00,JPEG Compression RTL implementation,1,bohanw/jpeg_comp_verilog,99059547,Verilog,jpeg_comp_verilog,13211,9,2024-02-07 23:24:20+00:00,[],None
50,https://github.com/brandonpelfrey/ice40-nes.git,2017-08-18 21:50:04+00:00,NES implementation in a Lattice Ice40 FPGA,2,brandonpelfrey/ice40-nes,100752663,Verilog,ice40-nes,1050,8,2024-03-08 07:53:14+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/ortegaalfredo/logic-monsters.git,2017-07-09 05:59:36+00:00,Collection of  malicious logic,3,ortegaalfredo/logic-monsters,96664564,Verilog,logic-monsters,1306,8,2022-05-07 03:50:59+00:00,[],https://api.github.com/licenses/bsd-2-clause
52,https://github.com/ZipCPU/debouncer.git,2017-08-02 10:40:02+00:00,Digital logic necessary to debounce buttons,3,ZipCPU/debouncer,99105047,Verilog,debouncer,175,8,2022-11-22 17:46:02+00:00,[],None
53,https://github.com/LamaNIkesh/MScFPGAStuff.git,2017-07-20 21:24:36+00:00,My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA,1,LamaNIkesh/MScFPGAStuff,97879445,Verilog,MScFPGAStuff,11799,8,2023-11-23 08:31:34+00:00,"['modelsim', 'fpga', 'network-on-chip', 'verilog']",None
54,https://github.com/chunzhimu/Verilog-HDL.git,2017-08-14 11:06:19+00:00,things about Verilog hardware description language,6,chunzhimu/Verilog-HDL,100258598,Verilog,Verilog-HDL,26762,8,2024-03-22 04:01:58+00:00,[],None
55,https://github.com/kitlith/FPGA_NotThatReal.git,2017-07-05 00:29:51+00:00,,0,kitlith/FPGA_NotThatReal,96261480,Verilog,FPGA_NotThatReal,24,7,2020-03-16 21:40:52+00:00,[],
56,https://github.com/jm2000/RISCV-FPU.git,2017-08-21 05:24:41+00:00,Basic floating-point components for RISC-V processors,2,jm2000/RISCV-FPU,100915455,Verilog,RISCV-FPU,37,7,2024-04-07 14:28:58+00:00,[],None
57,https://github.com/MiSTer-devel/BK0011M_MiSTer.git,2017-06-13 18:54:04+00:00,,7,MiSTer-devel/BK0011M_MiSTer,94247013,Verilog,BK0011M_MiSTer,33077,7,2022-03-01 16:12:47+00:00,[],None
58,https://github.com/choyiny/FPGANoTatsujin.git,2017-06-30 00:31:50+00:00,Taiko no Tatsujin inspired game built with Verilog,2,choyiny/FPGANoTatsujin,95831745,Verilog,FPGANoTatsujin,152,6,2023-12-01 23:10:11+00:00,"['rhythm-game', 'fpga', 'vga-screen', 'game', 'fpga-board', 'vga', 'songs']",https://api.github.com/licenses/mit
59,https://github.com/zuvizudar/elvm-cpu.git,2017-08-21 06:52:15+00:00,,1,zuvizudar/elvm-cpu,100921924,Verilog,elvm-cpu,36,6,2021-01-23 05:26:41+00:00,[],None
60,https://github.com/wannabeOG/CSN-221-Project.git,2017-08-19 21:40:54+00:00,Implementation of a 24 bit RISC processor ,1,wannabeOG/CSN-221-Project,100822769,Verilog,CSN-221-Project,1344,6,2019-12-09 14:24:01+00:00,"['verilog', 'risc-processor', 'pipeline-processor']",https://api.github.com/licenses/mit
61,https://github.com/raisedust/FPGA_Huffman.git,2017-06-17 06:04:56+00:00,the repository is about the implement of Huffman coding based on FPGA.,1,raisedust/FPGA_Huffman,94604266,Verilog,FPGA_Huffman,34,6,2023-10-30 07:33:24+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/jomonkjoy/AXIS-Async-FIFO.git,2017-06-19 16:45:26+00:00,parameterized AXIS FIFO design,7,jomonkjoy/AXIS-Async-FIFO,94799151,Verilog,AXIS-Async-FIFO,5,6,2023-09-04 09:24:36+00:00,[],None
63,https://github.com/toothlessco/arty-passthrough.git,2017-08-05 06:15:59+00:00,Passthrough configuration for the Digilent Arty FPGA board,5,toothlessco/arty-passthrough,99403454,Verilog,arty-passthrough,5,6,2023-05-04 08:35:18+00:00,[],None
64,https://github.com/MiSTer-devel/Vector-06C_MiSTer.git,2017-06-14 19:44:36+00:00,,9,MiSTer-devel/Vector-06C_MiSTer,94367211,Verilog,Vector-06C_MiSTer,15581,5,2024-03-23 10:59:02+00:00,[],https://api.github.com/licenses/bsd-2-clause
65,https://github.com/AUCOHL/dwarfRV32.git,2017-08-17 11:47:11+00:00,A small footprint pipelined implementation of RV32i. ,3,AUCOHL/dwarfRV32,100597706,Verilog,dwarfRV32,21535,5,2021-06-17 16:36:32+00:00,[],https://api.github.com/licenses/gpl-3.0
66,https://github.com/nullpo-head/seccamp-17-Y-track-RS232C.git,2017-07-23 21:03:11+00:00,,1,nullpo-head/seccamp-17-Y-track-RS232C,98125228,Verilog,seccamp-17-Y-track-RS232C,4,5,2023-10-14 09:37:01+00:00,[],None
67,https://github.com/Raamakrishnan/MyProc.git,2017-06-27 02:18:00+00:00,MyProc is a processor implemented in verilog for educational purposes.,0,Raamakrishnan/MyProc,95508267,Verilog,MyProc,1315,5,2022-07-24 08:16:36+00:00,"['processor', 'cpu', 'verilog', 'mips']",https://api.github.com/licenses/mit
68,https://github.com/taltalp/TRSQ8.git,2017-08-15 06:38:27+00:00,TRSQ8 - A Minimal 8-bit CPU for DragonASIC ( https://github.com/DragonASIC/DragonASIC ),1,taltalp/TRSQ8,100347023,Verilog,TRSQ8,110,5,2019-09-29 10:43:45+00:00,[],None
69,https://github.com/MCodez/Verilog-Programming.git,2017-08-14 06:51:53+00:00,This repository will provide you programming examples of various Digital Circuits using Verilog.  ,4,MCodez/Verilog-Programming,100237370,Verilog,Verilog-Programming,217,5,2024-02-01 15:46:42+00:00,[],None
70,https://github.com/suoglu/Integer-Multiplier-Hardware-Parameterized.git,2017-06-21 12:38:09+00:00,Source code for pure combinational 16 bit integer multiplier hardware,2,suoglu/Integer-Multiplier-Hardware-Parameterized,95002488,Verilog,Integer-Multiplier-Hardware-Parameterized,8,5,2024-01-15 03:09:45+00:00,"['multiplier', 'parameterized-multiplier', 'verilog', 'hardware', 'vivado']",https://api.github.com/licenses/mit
71,https://github.com/deepakcu/digital_design.git,2017-08-03 04:34:31+00:00,Collection of digital design interview questions,0,deepakcu/digital_design,99191002,Verilog,digital_design,12,5,2024-02-15 00:33:23+00:00,[],https://api.github.com/licenses/apache-2.0
72,https://github.com/Ariskumar/Image-Encryption-Verilog.git,2017-08-18 13:24:59+00:00,Image encryption algorithm using verilog.,0,Ariskumar/Image-Encryption-Verilog,100714273,Verilog,Image-Encryption-Verilog,23,5,2024-04-05 06:51:31+00:00,[],None
73,https://github.com/himingway/PIC16C5x.git,2017-07-17 14:56:09+00:00,PIC16C5x,1,himingway/PIC16C5x,97488549,Verilog,PIC16C5x,77,5,2023-12-29 08:10:34+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/neelabhro/Multiplexer-Verilog.git,2017-06-26 09:31:54+00:00,Code for designing a MUX in Verilog,0,neelabhro/Multiplexer-Verilog,95431003,Verilog,Multiplexer-Verilog,73,4,2023-11-05 02:15:17+00:00,[],None
75,https://github.com/guolinji/pd_usb.git,2017-08-05 03:49:19+00:00,,3,guolinji/pd_usb,99397341,Verilog,pd_usb,12414,4,2024-01-20 00:10:45+00:00,[],None
76,https://github.com/berlincho/Pacman-FPGA.git,2017-07-29 11:54:33+00:00,Pacman game runs on FPGA (Xilinx Spartan 3E).,2,berlincho/Pacman-FPGA,98729405,Verilog,Pacman-FPGA,7,4,2022-02-14 11:13:57+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/nedos/arty-passthrough.git,2017-08-03 20:39:51+00:00,Passthrough configuration for the Digilent Arty FPGA board,1,nedos/arty-passthrough,99273162,Verilog,arty-passthrough,5,4,2019-05-10 13:42:00+00:00,[],None
78,https://github.com/buttercutter/UART.git,2017-07-01 11:41:59+00:00,UART implementation in verilog,2,buttercutter/UART,95960844,Verilog,UART,1724,4,2023-04-20 19:20:03+00:00,[],None
79,https://github.com/EricPapagiannis/CardMatch.io.git,2017-07-01 23:08:42+00:00,,0,EricPapagiannis/CardMatch.io,95991872,Verilog,CardMatch.io,3689,4,2018-07-17 16:14:56+00:00,[],None
80,https://github.com/cassuto/ramfile.git,2017-08-12 08:43:39+00:00,Generic RAM blocks described in Verilog HDL for FPGA Verification.,5,cassuto/ramfile,100100285,Verilog,ramfile,15,4,2024-01-15 05:36:27+00:00,[],https://api.github.com/licenses/gpl-3.0
81,https://github.com/yuri-panchul/2017-tomsk-novosibirsk-astana.git,2017-08-19 16:59:51+00:00,"Verilog examples and other materials for seminars in Tomsk, Novosibirsk and Astana",1,yuri-panchul/2017-tomsk-novosibirsk-astana,100808699,Verilog,2017-tomsk-novosibirsk-astana,10940,4,2021-05-16 22:30:02+00:00,[],None
82,https://github.com/joshjiejie/EdgeCentricOnFPGA.git,2017-07-05 04:37:19+00:00,,5,joshjiejie/EdgeCentricOnFPGA,96277154,Verilog,EdgeCentricOnFPGA,63,4,2019-12-11 08:25:23+00:00,[],None
83,https://github.com/HSOgawa/fast-multipliers.git,2017-07-20 17:03:47+00:00,Project repository of DaddaVGen and WallaceVGen frameworks,2,HSOgawa/fast-multipliers,97859536,Verilog,fast-multipliers,195,4,2021-01-18 01:28:11+00:00,[],https://api.github.com/licenses/gpl-3.0
84,https://github.com/andrea4g/low_power_contest.git,2017-08-01 15:07:24+00:00,Master degree project for Synthesis and Optimization of Digital Systems,1,andrea4g/low_power_contest,99014136,Verilog,low_power_contest,89609,3,2023-06-17 17:18:02+00:00,"['tcl', 'tcltk', 'synthesis', 'optimization', 'low-power', 'synopsys', 'polito']",None
85,https://github.com/lkwq007/Sokoban-FPGA-core.git,2017-07-05 01:50:17+00:00,game controller for Sokoban game implemented in FPGA with cocotb testbench,0,lkwq007/Sokoban-FPGA-core,96265954,Verilog,Sokoban-FPGA-core,276,3,2023-09-28 10:42:45+00:00,[],None
86,https://github.com/hkzhugc/Mips-cpu-verilog-version.git,2017-08-18 13:12:13+00:00,5 stage pipeline with BHT(branch history table),0,hkzhugc/Mips-cpu-verilog-version,100713236,Verilog,Mips-cpu-verilog-version,16,3,2023-05-24 11:54:20+00:00,[],None
87,https://github.com/ZimpleX/cnn_auto_gen.git,2017-07-10 08:26:49+00:00,,2,ZimpleX/cnn_auto_gen,96754068,Verilog,cnn_auto_gen,438,3,2022-06-29 03:30:40+00:00,[],None
88,https://github.com/NaaS/emu-live.git,2017-07-12 19:40:20+00:00,,1,NaaS/emu-live,97045669,Verilog,emu-live,393,3,2021-06-29 08:16:07+00:00,[],https://api.github.com/licenses/apache-2.0
89,https://github.com/danghai/Battle_Tanks_Game.git,2017-06-25 04:50:31+00:00,,1,danghai/Battle_Tanks_Game,95339084,Verilog,Battle_Tanks_Game,2948,3,2023-11-02 11:42:49+00:00,[],None
90,https://github.com/pacojdc/MIPS.git,2017-06-16 14:52:36+00:00,MIPS processor,0,pacojdc/MIPS,94553902,Verilog,MIPS,31,3,2023-12-14 01:34:43+00:00,[],None
91,https://github.com/dslin1010/CPUhw.git,2017-06-26 09:55:08+00:00,SingleCycleCPU/PipelineCPU_L1cache,0,dslin1010/CPUhw,95433013,Verilog,CPUhw,913,3,2024-01-12 14:14:04+00:00,[],None
92,https://github.com/jotego/jt-sfg01.git,2017-07-06 06:06:08+00:00,MSX SFG01 extension for FPGA (MiST and alike platforms),0,jotego/jt-sfg01,96394384,Verilog,jt-sfg01,3781,3,2023-08-19 02:20:01+00:00,[],https://api.github.com/licenses/gpl-3.0
93,https://github.com/pxcland/24-Hour-Clock.git,2017-08-03 03:30:42+00:00,24 Hour Clock implemented in Verilog for Artix-7 based Basys 3 board.,1,pxcland/24-Hour-Clock,99186799,Verilog,24-Hour-Clock,5,3,2023-12-28 01:42:34+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/lyuyangly/WM8731_WAV.git,2017-07-08 16:51:06+00:00,,0,lyuyangly/WM8731_WAV,96631882,Verilog,WM8731_WAV,841,3,2020-12-24 18:03:48+00:00,[],None
95,https://github.com/har95337/Octopong.git,2017-07-09 01:32:44+00:00,A pong style game played on a Basys3 board written in Verilog,0,har95337/Octopong,96654161,Verilog,Octopong,32468,3,2023-06-12 01:17:41+00:00,[],None
96,https://github.com/linmh0130/SPI_Slave_Model.git,2017-07-29 09:30:34+00:00,A SPI slave model for FPGA in Verilog HDL.,2,linmh0130/SPI_Slave_Model,98722713,Verilog,SPI_Slave_Model,3,3,2023-11-16 08:31:36+00:00,[],None
97,https://github.com/forthy42/b16.git,2017-07-18 18:24:43+00:00,,1,forthy42/b16,97630563,Verilog,b16,309,3,2024-04-02 23:37:51+00:00,[],https://api.github.com/licenses/gpl-2.0
98,https://github.com/tnugent97/Coin-Detection.git,2017-07-26 18:47:55+00:00,"First year end of year project, involving image processing on an FPGA",0,tnugent97/Coin-Detection,98455345,Verilog,Coin-Detection,13869,3,2021-06-22 05:47:08+00:00,[],None
99,https://github.com/yuliya2017/p4-netfpga-camp2017.git,2017-07-28 08:47:18+00:00,,1,yuliya2017/p4-netfpga-camp2017,98629395,Verilog,p4-netfpga-camp2017,17147,2,2017-10-28 04:27:57+00:00,[],
100,https://github.com/level-two/Modules.git,2017-07-24 21:15:31+00:00,Various verilog modules,2,level-two/Modules,98235620,Verilog,Modules,17,2,2021-02-07 19:58:32+00:00,[],https://api.github.com/licenses/gpl-3.0
101,https://github.com/inerplat/ROBOTICS-SoC_RobotWAR2017-Taekwon.git,2017-06-23 13:09:26+00:00,,1,inerplat/ROBOTICS-SoC_RobotWAR2017-Taekwon,95221227,Verilog,ROBOTICS-SoC_RobotWAR2017-Taekwon,30993,2,2018-03-08 13:51:10+00:00,[],None
102,https://github.com/sanmukh/convnet_automation.git,2017-06-20 17:33:46+00:00,,0,sanmukh/convnet_automation,94918078,Verilog,convnet_automation,46,2,2018-10-15 07:21:04+00:00,[],None
103,https://github.com/xinli-git/One-Man-Band_Verilog-DE1Soc.git,2017-07-01 18:05:08+00:00,"Arcade Dance Dance Revolution game on PS2 keyboard, VGA display using NIOSII assembly language",1,xinli-git/One-Man-Band_Verilog-DE1Soc,95980092,Verilog,One-Man-Band_Verilog-DE1Soc,80,2,2019-11-25 12:04:40+00:00,[],None
104,https://github.com/jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper.git,2017-07-07 16:01:20+00:00,"A system, using Altera Cyclone IV's (and potentially other chips') PLL(s) to produce a variable frequency clock that sweeps a range of 100 MHz - ~500MHz with 1MHz resolution",1,jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper,96554627,Verilog,Altera-Cyclone-IV-Frequency-Sweeper,21,2,2022-09-09 12:43:03+00:00,[],None
105,https://github.com/dthas/dcpu.git,2017-07-09 15:01:14+00:00,"simulate a tiny 80386 cpu(not all instructions), debugging on fpga",0,dthas/dcpu,96691635,Verilog,dcpu,66517,2,2024-02-16 20:07:01+00:00,[],None
106,https://github.com/MIAOU-Polytech/DE2_115_CAMERA.git,2017-07-21 08:30:12+00:00,,0,MIAOU-Polytech/DE2_115_CAMERA,97925086,Verilog,DE2_115_CAMERA,2398,2,2018-10-04 18:53:41+00:00,[],None
107,https://github.com/MetalheadKen/Altera-Project.git,2017-06-28 04:11:47+00:00,This is use FPGA of Altera DE2-70,0,MetalheadKen/Altera-Project,95627733,Verilog,Altera-Project,36614,2,2022-04-13 22:49:00+00:00,[],None
108,https://github.com/Digilent/Arty-S7-50-XADC.git,2017-08-16 02:31:26+00:00,,0,Digilent/Arty-S7-50-XADC,100439284,Verilog,Arty-S7-50-XADC,22,2,2023-11-19 05:26:54+00:00,[],None
109,https://github.com/gianfrancob/Computer_Engineer_Grade_Thesis.git,2017-06-23 17:17:01+00:00,"This is Gianfranco Barbiani's Computer Engineer Grade Thesis at Facultad de Ciencias Exactas, Fisicas y Naturales [Universidad Nacional de Cordoba] named ""Design and Implementation of GCM-AES for Optical Networks""",1,gianfrancob/Computer_Engineer_Grade_Thesis,95240907,Verilog,Computer_Engineer_Grade_Thesis,214961,2,2020-06-24 12:20:18+00:00,[],None
110,https://github.com/saeedghodsi93/Superscalar_MIPS_Microprocessor.git,2017-06-17 20:57:39+00:00,,0,saeedghodsi93/Superscalar_MIPS_Microprocessor,94648825,Verilog,Superscalar_MIPS_Microprocessor,29,2,2020-12-01 18:21:55+00:00,[],None
111,https://github.com/smartfoxdata/ps2_ascii.git,2017-06-13 02:51:42+00:00,Verilog code for converting PS/2 keyboard serial data to ascii,1,smartfoxdata/ps2_ascii,94162150,Verilog,ps2_ascii,4,2,2023-07-10 03:09:26+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/namjoshiniks/I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog..git,2017-07-29 20:21:20+00:00,"Designed logic and state diagram for transmitter and receiver that follows I2C write protocol. It can support burst length of 1, 2, 4, 8, 16, 32, 64 and size of 1,2, 4 in bytes .",0,namjoshiniks/I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog.,98756874,Verilog,I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog.,216,2,2023-05-16 14:18:47+00:00,[],None
113,https://github.com/WanQiyang/multi_cycle_mips_cpu.git,2017-07-13 02:13:57+00:00,UCAS 2017春 计算机组成原理实验3 多周期CPU,0,WanQiyang/multi_cycle_mips_cpu,97070179,Verilog,multi_cycle_mips_cpu,18,2,2021-08-29 04:21:44+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/cr88192/bgbtech_bjx1core.git,2017-08-03 02:39:10+00:00,Attempt at a CPU core for the BJX1 ISA.,0,cr88192/bgbtech_bjx1core,99182535,Verilog,bgbtech_bjx1core,17022,2,2021-01-24 09:17:26+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/marsohod4you/DE10_Standard_GHRD_w_FIFO.git,2017-07-26 08:01:02+00:00,Add LoopbackFIFO IP core to DE10-Standard_GHRD FPGA project,2,marsohod4you/DE10_Standard_GHRD_w_FIFO,98396278,Verilog,DE10_Standard_GHRD_w_FIFO,8535,2,2020-04-14 22:38:24+00:00,[],None
116,https://github.com/zzxxddasic/xil_lvds_tx.git,2017-07-11 03:28:03+00:00,,0,zzxxddasic/xil_lvds_tx,96846681,Verilog,xil_lvds_tx,36120,2,2023-10-20 08:40:18+00:00,[],None
117,https://github.com/cyanmishra92/ProfileHMM-verilog-Implemetation.git,2017-07-03 15:28:36+00:00,"The project is a simple verilog implementation of  a Hidden Markov Model (specifically profile HMM). Profile HMM are most useful in protein search engines. The code is a standalone module and does not read real data. The user can write a wrapper around it for reading real data, converting it to binary form and feeding it to the module. The code is built for specific application and is not for a generic use. This is rather a reference model than a proper solution.",0,cyanmishra92/ProfileHMM-verilog-Implemetation,96125382,Verilog,ProfileHMM-verilog-Implemetation,16,2,2022-05-20 08:18:01+00:00,[],https://api.github.com/licenses/gpl-3.0
118,https://github.com/ashan8k/HDL_LAB.git,2017-08-01 09:39:16+00:00,Arm CPU,0,ashan8k/HDL_LAB,98985125,Verilog,HDL_LAB,26880,2,2022-09-15 01:32:46+00:00,[],None
119,https://github.com/wgranados/Starflux.git,2017-06-30 22:53:21+00:00,CSCB58 Computer Organization Project on which runs on which runs on an Altera DE1-115 FPGA board,1,wgranados/Starflux,95929275,Verilog,Starflux,117,2,2022-11-08 14:46:03+00:00,"['quartus', 'fpga-game', 'fpga', 'verilog-hdl']",https://api.github.com/licenses/bsd-3-clause
120,https://github.com/MiSTer-devel/Specialist_MiSTer.git,2017-06-14 21:29:05+00:00,,3,MiSTer-devel/Specialist_MiSTer,94374627,Verilog,Specialist_MiSTer,14176,2,2023-06-20 13:07:29+00:00,[],None
121,https://github.com/skatanik/Camera2LCDscreen.git,2017-08-10 07:37:48+00:00,"Reading OV7670 camera data using FPGA. Output on 7"" LCD screen from Olinuxino ",0,skatanik/Camera2LCDscreen,99895382,Verilog,Camera2LCDscreen,16,2,2020-11-19 06:03:03+00:00,[],None
122,https://github.com/estija/Verilog-assignments.git,2017-07-22 15:08:35+00:00,"This repository contains some Verilog files in which DLD concepts like adders, multiplexer, multiplier, flip-flops, encoder etc. have been implemented.",0,estija/Verilog-assignments,98038934,Verilog,Verilog-assignments,22,2,2022-05-23 03:40:46+00:00,[],None
123,https://github.com/kamiyaa/SpyMangler.git,2017-07-06 23:02:17+00:00,Game written in Verilog for the DE2 board Cyclone IV,0,kamiyaa/SpyMangler,96478792,Verilog,SpyMangler,123,2,2019-01-05 01:45:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
124,https://github.com/MiSTer-devel/Apogee_MiSTer.git,2017-06-14 17:50:29+00:00,,4,MiSTer-devel/Apogee_MiSTer,94358170,Verilog,Apogee_MiSTer,10615,2,2023-02-27 14:58:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
125,https://github.com/kbbuch/Tridiagonal-Matrix-Inversion.git,2017-06-22 18:22:12+00:00,Verilog design of the 10x10 Tridiagonal Matrix Inversion hardware accelerator using synopsys design compiler.,3,kbbuch/Tridiagonal-Matrix-Inversion,95144439,Verilog,Tridiagonal-Matrix-Inversion,107,2,2024-02-28 08:40:57+00:00,[],None
126,https://github.com/yammouch/clksk2017.git,2017-07-20 08:56:18+00:00,,0,yammouch/clksk2017,97813534,Verilog,clksk2017,3385,2,2019-12-23 09:24:54+00:00,[],None
127,https://github.com/kralmachine/datapathMips.git,2017-06-13 12:22:19+00:00,,0,kralmachine/datapathMips,94209992,Verilog,datapathMips,951,2,2019-02-10 12:54:38+00:00,[],None
128,https://github.com/arturs-lab/cpld-hello-world.git,2017-06-26 20:17:55+00:00,Blink lights on your altera 7128 CPLD board,0,arturs-lab/cpld-hello-world,95485807,Verilog,cpld-hello-world,18,2,2023-07-01 05:07:07+00:00,[],https://api.github.com/licenses/gpl-3.0
129,https://github.com/alifahmed/conquest.git,2017-08-14 18:56:15+00:00,A concolic testing framework for directed test generation at RTL,2,alifahmed/conquest,100299852,Verilog,conquest,53801,2,2023-12-01 17:59:26+00:00,[],None
130,https://github.com/EEAIC/Counting_Fastly_Game.git,2017-06-14 08:18:36+00:00,,0,EEAIC/Counting_Fastly_Game,94307027,Verilog,Counting_Fastly_Game,6353,1,2023-01-28 18:32:36+00:00,"['fpga', 'quartus', 'counting', 'game', 'cyclone-v']",None
131,https://github.com/linjin1130/8t8r.git,2017-08-08 02:13:54+00:00,8通道AD/DA接口,0,linjin1130/8t8r,99639729,Verilog,8t8r,57,1,2022-10-12 08:51:41+00:00,[],None
132,https://github.com/NoahMattV/8-Bit-Adder-Subtractor-Verilog.git,2017-06-27 01:40:33+00:00,An 8-bit adder-subtractor made of full adders in Verilog,0,NoahMattV/8-Bit-Adder-Subtractor-Verilog,95505509,Verilog,8-Bit-Adder-Subtractor-Verilog,1,1,2023-04-02 21:38:39+00:00,[],None
133,https://github.com/satputeaditya/AES.git,2017-07-03 03:56:59+00:00,AES 128 bit implementation for ECB mode,0,satputeaditya/AES,96068636,Verilog,AES,1718,1,2019-12-23 13:09:32+00:00,[],https://api.github.com/licenses/mit
134,https://github.com/cyanmishra92/FastFourierTransform-Verilog.git,2017-07-03 15:37:17+00:00,This project is a simple module based verilog implementation of a Fast Fourier Transformation. The repo also includes a testbench file for the user to give inputs and test the result. ,0,cyanmishra92/FastFourierTransform-Verilog,96126106,Verilog,FastFourierTransform-Verilog,19,1,2022-05-20 08:16:15+00:00,[],https://api.github.com/licenses/gpl-3.0
135,https://github.com/hoki87/FFT.git,2017-07-21 01:10:18+00:00,Evaluate FFT IP core from Altera and Xilinx,0,hoki87/FFT,97891398,Verilog,FFT,18088,1,2020-06-30 09:14:57+00:00,[],None
136,https://github.com/VitorCBSB/circuito-genetico.git,2017-07-22 17:32:26+00:00,,0,VitorCBSB/circuito-genetico,98047436,Verilog,circuito-genetico,85816,1,2019-09-06 06:48:58+00:00,[],None
137,https://github.com/albert18711/DCLab_final_project.git,2017-06-22 06:53:09+00:00,start at 20170622,0,albert18711/DCLab_final_project,95084283,Verilog,DCLab_final_project,3888,1,2017-06-22 06:57:35+00:00,[],None
138,https://github.com/tino1b2be/YODA_Image_Masking_Accelerator.git,2017-06-20 19:44:46+00:00,,0,tino1b2be/YODA_Image_Masking_Accelerator,94928931,Verilog,YODA_Image_Masking_Accelerator,9036,1,2021-07-16 20:24:27+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/nnjens/Verilog-Cramers-Rule.git,2017-06-21 21:12:31+00:00,,0,nnjens/Verilog-Cramers-Rule,95046612,Verilog,Verilog-Cramers-Rule,82,1,2021-02-03 04:33:42+00:00,[],None
140,https://github.com/pseudoincorrect/FPGA_MCU_wifi.git,2017-07-05 12:34:26+00:00,Link between a PC and a FPGA through wifi,1,pseudoincorrect/FPGA_MCU_wifi,96317217,Verilog,FPGA_MCU_wifi,9084,1,2021-04-14 10:43:51+00:00,"['verilog', 'fpga', 'wifi', 'c', 'socket']",https://api.github.com/licenses/mit
141,https://github.com/satputeaditya/Bidding-logic-arbiter.git,2017-07-19 05:45:25+00:00,Bidding logic arbiter for fairness of Bandwidth allocation,0,satputeaditya/Bidding-logic-arbiter,97677259,Verilog,Bidding-logic-arbiter,11,1,2019-11-27 15:48:05+00:00,[],None
142,https://github.com/rosangela-shigenari/RISC-32-bits-Processor.git,2017-07-19 23:39:14+00:00,"processor based in 32-bit MIPS, including 45 instructions.",0,rosangela-shigenari/RISC-32-bits-Processor,97770355,Verilog,RISC-32-bits-Processor,5999,1,2021-10-17 05:57:28+00:00,[],None
143,https://github.com/AndersonMarco/bufferBetweenARMAndFPGA_simulation.git,2017-06-23 18:44:22+00:00,,0,AndersonMarco/bufferBetweenARMAndFPGA_simulation,95247184,Verilog,bufferBetweenARMAndFPGA_simulation,4450,1,2017-09-13 08:09:19+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/ravikiranb1993/AES_Veloce.git,2017-07-18 17:31:49+00:00,,0,ravikiranb1993/AES_Veloce,97626019,Verilog,AES_Veloce,5040,1,2018-07-11 04:29:44+00:00,[],None
145,https://github.com/higuoxing/vga-demo.git,2017-06-14 16:12:07+00:00,VGA driver demo in verilog,1,higuoxing/vga-demo,94350108,Verilog,vga-demo,21,1,2019-12-14 11:59:16+00:00,[],None
146,https://github.com/bntmorgan/dumb16.git,2017-06-14 14:27:46+00:00,Dumb16 processor,0,bntmorgan/dumb16,94339833,Verilog,dumb16,596,1,2023-11-16 19:34:41+00:00,[],
147,https://github.com/aalind45/PS2-Keyboard.git,2017-07-26 13:03:53+00:00,Introduction to ps2 protocol,0,aalind45/PS2-Keyboard,98423564,Verilog,PS2-Keyboard,3,1,2023-12-24 08:56:16+00:00,[],None
148,https://github.com/manishshakya/osnt-sume-camp2017.git,2017-07-25 17:43:42+00:00,,2,manishshakya/osnt-sume-camp2017,98333912,Verilog,osnt-sume-camp2017,29925,1,2019-08-03 23:40:13+00:00,[],None
149,https://github.com/mariano2AA3/tfm-de1soc-opencl-cluster.git,2017-06-16 10:40:17+00:00,,0,mariano2AA3/tfm-de1soc-opencl-cluster,94534422,Verilog,tfm-de1soc-opencl-cluster,4549741,1,2019-09-25 14:49:54+00:00,[],None
150,https://github.com/craigjb/gameslab-hw.git,2017-07-07 06:10:07+00:00,,0,craigjb/gameslab-hw,96505026,Verilog,gameslab-hw,49216,1,2020-01-29 19:35:32+00:00,[],None
151,https://github.com/akatla/PDP.git,2017-07-28 01:57:29+00:00,PDP-11,0,akatla/PDP,98596700,Verilog,PDP,218,1,2023-12-09 13:57:16+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/smartbench/hdl.git,2017-06-30 23:11:31+00:00,Smartbench project - FPGA HDL (Verilog),0,smartbench/hdl,95930042,Verilog,hdl,420,1,2018-10-30 22:44:26+00:00,"['fpga', 'oscilloscope', 'instrument', 'verilog']",None
153,https://github.com/xbili/fma.git,2017-08-01 04:35:07+00:00,Fused Multiply Add (FMA) operation on Altera DE1-SoC Cyclone V development board.,0,xbili/fma,98959706,Verilog,fma,2931,1,2023-04-04 07:39:09+00:00,"['verilog', 'fused-multiply-add', 'fma', 'fpga']",None
154,https://github.com/symplex/shd.git,2017-08-08 09:39:37+00:00,Symplex Hardware Driver,1,symplex/shd,99676448,Verilog,shd,39297,1,2018-02-10 13:56:20+00:00,[],None
155,https://github.com/obiwanus/mips-single-cycle.git,2017-07-15 17:55:14+00:00,A single cycle MIPS-like CPU in Verilog,1,obiwanus/mips-single-cycle,97333023,Verilog,mips-single-cycle,885,1,2021-04-17 13:19:22+00:00,[],None
156,https://github.com/andrea-zanetti/ring-oscillator-macro.git,2017-07-06 23:02:15+00:00,Ring oscillator macro tareted at Xilinx Artix FPGA,1,andrea-zanetti/ring-oscillator-macro,96478790,Verilog,ring-oscillator-macro,1,1,2022-01-30 11:45:45+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/magicenglish/Low_Power_Contest.git,2017-06-26 13:48:55+00:00,Synthesis and Optimization of Digital Systems course @ Politecnico di Torino,0,magicenglish/Low_Power_Contest,95451164,Verilog,Low_Power_Contest,2101,1,2020-03-29 09:37:26+00:00,[],None
158,https://github.com/rifam/sistemas.git,2017-08-17 19:30:05+00:00,trabalhos aulas sistemas,0,rifam/sistemas,100638278,Verilog,sistemas,2,1,2023-03-09 04:05:23+00:00,[],None
159,https://github.com/marject/CAN_bus.git,2017-08-21 06:05:09+00:00,,0,marject/CAN_bus,100918256,Verilog,CAN_bus,4870,1,2018-01-13 03:12:50+00:00,[],https://api.github.com/licenses/mit
160,https://github.com/jardelufc/RISCME.git,2017-06-23 19:19:04+00:00,Reduced Instruction Cortex M Educational,0,jardelufc/RISCME,95249514,Verilog,RISCME,9453,1,2020-05-08 04:49:12+00:00,[],None
161,https://github.com/miet-riscv-workgroup/urv_core.git,2017-08-01 07:38:31+00:00,,0,miet-riscv-workgroup/urv_core,98973664,Verilog,urv_core,41,1,2017-09-27 04:25:59+00:00,[],None
162,https://github.com/shaddygarg/CSN-221.git,2017-08-01 23:56:38+00:00,,2,shaddygarg/CSN-221,99053005,Verilog,CSN-221,1661,1,2018-02-12 17:17:02+00:00,[],None
163,https://github.com/kanaaami/cpu.git,2017-07-04 02:21:57+00:00,,1,kanaaami/cpu,96166792,Verilog,cpu,281,1,2017-07-04 06:56:56+00:00,[],None
164,https://github.com/guolinji/fcp.git,2017-08-12 16:47:00+00:00,,0,guolinji/fcp,100125373,Verilog,fcp,5011,1,2023-01-12 11:32:39+00:00,[],None
165,https://github.com/Roboy/roboy_fpga_interrupt.git,2017-06-22 23:39:14+00:00,a copy of https://github.com/zhemao/interrupt_example with port to de0-nano-soc,0,Roboy/roboy_fpga_interrupt,95165432,Verilog,roboy_fpga_interrupt,41528,1,2021-05-05 06:40:34+00:00,[],None
166,https://github.com/alter027/notes.git,2017-06-30 13:04:18+00:00,hackmd,0,alter027/notes,95889049,Verilog,notes,1642,1,2019-03-25 14:24:02+00:00,[],None
167,https://github.com/michaelengel/awe.git,2017-06-16 11:47:35+00:00,AWE Verilog CPU core,1,michaelengel/awe,94538882,Verilog,awe,5,1,2021-05-02 00:20:41+00:00,[],
168,https://github.com/jairov4/qsys-usb-hardware.git,2017-06-26 22:24:33+00:00,USB hardware test for Altera Cyclone II FPGA,2,jairov4/qsys-usb-hardware,95494563,Verilog,qsys-usb-hardware,25,1,2022-01-20 14:11:29+00:00,[],None
169,https://github.com/DAmesberger/dcmctrl.git,2017-07-07 15:01:06+00:00,PWM Motor controller,0,DAmesberger/dcmctrl,96549369,Verilog,dcmctrl,24,1,2023-03-23 06:19:01+00:00,[],None
170,https://github.com/Roboy/roboy_de0_nano_soc.git,2017-07-19 17:02:22+00:00,golden hardware reference design,0,Roboy/roboy_de0_nano_soc,97741313,Verilog,roboy_de0_nano_soc,1034,1,2021-09-22 06:36:26+00:00,[],https://api.github.com/licenses/bsd-3-clause
171,https://github.com/hoki87/BST.git,2017-07-21 00:54:13+00:00,"Custom Boundary-Scan Testing, using the feature of vitual JTAG IP core in Altera FPGA",0,hoki87/BST,97890484,Verilog,BST,52,1,2019-08-21 19:21:16+00:00,[],None
172,https://github.com/taki-d/fpga-learning.git,2017-08-04 16:34:34+00:00,,0,taki-d/fpga-learning,99361598,Verilog,fpga-learning,11,1,2017-08-06 01:06:43+00:00,[],None
173,https://github.com/riscveval/Ridecore.git,2017-07-27 03:36:11+00:00,,0,riscveval/Ridecore,98490471,Verilog,Ridecore,733,1,2020-06-24 22:45:28+00:00,[],
174,https://github.com/blackHatMonkey/ROBO-ESCAPE.git,2017-07-04 17:04:14+00:00,,0,blackHatMonkey/ROBO-ESCAPE,96238942,Verilog,ROBO-ESCAPE,52,1,2017-10-13 01:15:34+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/xzjqx/MiniMIPS32_SYS_Code.git,2017-06-27 08:18:46+00:00,,0,xzjqx/MiniMIPS32_SYS_Code,95534748,Verilog,MiniMIPS32_SYS_Code,11446,1,2019-08-04 09:37:28+00:00,[],None
176,https://github.com/mozanunal/PmodMIC3_Driver.git,2017-06-22 17:13:13+00:00,Repository has driver for PmodMIC3 driver module which is written in Verilog.,0,mozanunal/PmodMIC3_Driver,95138870,Verilog,PmodMIC3_Driver,42,1,2022-04-09 22:49:14+00:00,"['verilog', 'fpga', 'microphone']",https://api.github.com/licenses/mit
177,https://github.com/homerflander/One-Time-Pad-FPGA.git,2017-06-13 19:39:32+00:00,64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).,1,homerflander/One-Time-Pad-FPGA,94250650,Verilog,One-Time-Pad-FPGA,25432,1,2018-05-03 09:28:57+00:00,"['otp', 'verilog', 'vivado', 'one-time-pad', 'diligent', 'seven-segment', 'nexys4']",None
178,https://github.com/Murashko-Denis/SHA2_Pipelined.git,2017-07-04 00:10:01+00:00,,1,Murashko-Denis/SHA2_Pipelined,96159290,Verilog,SHA2_Pipelined,227,1,2019-08-13 21:24:34+00:00,[],None
179,https://github.com/jiaweizzhao/System-Design-Competition-NUAA.git,2017-06-18 10:50:10+00:00,,0,jiaweizzhao/System-Design-Competition-NUAA,94681200,Verilog,System-Design-Competition-NUAA,68,1,2017-06-20 15:40:59+00:00,[],None
180,https://github.com/Ariskumar/Chaotic-Maps-Verilog.git,2017-08-18 13:09:23+00:00,,0,Ariskumar/Chaotic-Maps-Verilog,100712986,Verilog,Chaotic-Maps-Verilog,87,1,2024-04-05 06:51:28+00:00,[],None
181,https://github.com/jacky821122/CAD2017_D.git,2017-08-02 08:31:59+00:00,Cad contest 2017 Problem D,0,jacky821122/CAD2017_D,99092300,Verilog,CAD2017_D,7454,1,2021-04-14 16:03:13+00:00,[],None
182,https://github.com/dakata12345/CPU.git,2017-08-03 17:41:15+00:00,,0,dakata12345/CPU,99259512,Verilog,CPU,2,1,2017-08-03 17:45:06+00:00,[],None
183,https://github.com/winsonbook/image_open_source.git,2017-07-21 01:39:47+00:00,,0,winsonbook/image_open_source,97893524,Verilog,image_open_source,54290,1,2022-06-14 19:47:53+00:00,[],https://api.github.com/licenses/lgpl-2.1
184,https://github.com/hbelatikar/16BitALU.git,2017-07-28 07:09:15+00:00,16 Bit ALU with Reversible Logic Gates,1,hbelatikar/16BitALU,98620056,Verilog,16BitALU,16,1,2020-09-24 06:49:15+00:00,[],None
185,https://github.com/Perfec-Yu/CPU_homework.git,2017-07-03 02:44:21+00:00,summer assignment for digital processor course,0,Perfec-Yu/CPU_homework,96063954,Verilog,CPU_homework,88,1,2021-09-26 12:51:00+00:00,[],None
186,https://github.com/htuNCSU/MmcCommunicationVerilog.git,2017-06-30 13:01:21+00:00,Verilog source code for MMC communication ,0,htuNCSU/MmcCommunicationVerilog,95888822,Verilog,MmcCommunicationVerilog,2695,1,2022-09-30 07:03:16+00:00,[],https://api.github.com/licenses/gpl-3.0
187,https://github.com/day-dreams/MIPS.git,2017-07-04 04:23:46+00:00,基于MIPS的cpu实现,0,day-dreams/MIPS,96174980,Verilog,MIPS,66,1,2017-09-09 15:57:12+00:00,[],None
188,https://github.com/Thzn/RISC-microprocessor-using-Verilog.git,2017-06-13 15:36:04+00:00,,1,Thzn/RISC-microprocessor-using-Verilog,94228923,Verilog,RISC-microprocessor-using-Verilog,4,1,2019-03-04 05:51:45+00:00,[],None
189,https://github.com/JulianKaeuser/HDLLab.git,2017-07-31 08:52:56+00:00,,1,JulianKaeuser/HDLLab,98868660,Verilog,HDLLab,78316,1,2018-01-15 19:21:07+00:00,[],None
190,https://github.com/Wahat/CSCB58-Final-Project.git,2017-07-04 16:43:49+00:00,Final Project for CSCB58 Summer 2017,0,Wahat/CSCB58-Final-Project,96237594,Verilog,CSCB58-Final-Project,56250,1,2019-06-10 17:57:41+00:00,[],None
191,https://github.com/FPGA1988/My_RTL_Module.git,2017-08-17 02:56:51+00:00,"This repository is for my own common little core,such as reset clock fifo ram and so on.",1,FPGA1988/My_RTL_Module,100554922,Verilog,My_RTL_Module,15,1,2019-05-06 11:30:17+00:00,[],https://api.github.com/licenses/gpl-3.0
192,https://github.com/LebranceBW/FreqMeasure_FPGA.git,2017-08-06 06:30:20+00:00,,0,LebranceBW/FreqMeasure_FPGA,99468692,Verilog,FreqMeasure_FPGA,94,1,2020-06-10 15:21:53+00:00,[],None
193,https://github.com/fgr1986/ddr_MIG_ctrl_interface.git,2017-08-02 16:32:27+00:00,,0,fgr1986/ddr_MIG_ctrl_interface,99138929,Verilog,ddr_MIG_ctrl_interface,19771,1,2021-05-12 12:20:57+00:00,[],https://api.github.com/licenses/gpl-3.0
194,https://github.com/jamespan0/gameandwatch.git,2017-08-10 23:53:17+00:00,ECE241 Design Project using Verilog HDL. Collection of games similar to the Game and Watch series by Nintendo.,2,jamespan0/gameandwatch,99973910,Verilog,gameandwatch,2197,1,2019-05-30 00:57:48+00:00,[],None
195,https://github.com/zhujingyang520/LRAHash.git,2017-07-17 13:25:03+00:00,,0,zhujingyang520/LRAHash,97479045,Verilog,LRAHash,106,1,2023-02-18 04:43:46+00:00,[],None
196,https://github.com/weixu000/MIPS-CPU.git,2017-06-29 05:15:51+00:00,数逻CPU大作业,0,weixu000/MIPS-CPU,95741054,Verilog,MIPS-CPU,572,1,2023-01-28 19:39:24+00:00,"['mips-architecture', 'mips32', 'mips32cpu', 'mips']",None
197,https://github.com/Roboy/roboy_fpga.git,2017-07-04 13:49:03+00:00,this repo contains the quartus projects for control of myoMuscles with fpgas de0-nano-soc and de10-nano-soc,0,Roboy/roboy_fpga,96222896,Verilog,roboy_fpga,5788,1,2021-09-22 06:36:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
198,https://github.com/JerryLife/Float-Add.git,2017-06-22 09:09:40+00:00,Add to float number in IEEE-754,0,JerryLife/Float-Add,95096668,Verilog,Float-Add,79,1,2020-09-07 09:36:50+00:00,[],None
199,https://github.com/pseuuuuu/ADC-Non-linearity-Correction-Engine.git,2017-07-08 22:45:52+00:00,UCLA_EE M216A_FALL 2016_Project,0,pseuuuuu/ADC-Non-linearity-Correction-Engine,96648113,Verilog,ADC-Non-linearity-Correction-Engine,1456,1,2022-05-06 12:26:00+00:00,[],None
200,https://github.com/mindstation/Famicom_mappers.git,2017-07-30 12:22:47+00:00,It's my implementation a few Famicom/Dendy cartridges.,1,mindstation/Famicom_mappers,98795616,Verilog,Famicom_mappers,4634,1,2022-07-03 07:34:43+00:00,[],https://api.github.com/licenses/mit
201,https://github.com/qiusuor/HIT-computer-design-cpu-verilog.git,2017-07-20 14:26:48+00:00,,0,qiusuor/HIT-computer-design-cpu-verilog,97844873,Verilog,HIT-computer-design-cpu-verilog,9,1,2019-07-10 06:55:13+00:00,[],None
202,https://github.com/vakstrayed/Processador_Nano_Mips.git,2017-07-12 04:08:09+00:00,Processador Nano Mips - Completo - Verilog,0,vakstrayed/Processador_Nano_Mips,96964081,Verilog,Processador_Nano_Mips,8810,1,2019-06-28 21:42:34+00:00,[],None
203,https://github.com/jomonkjoy/EthernetTimeSynchronizer.git,2017-06-16 05:36:00+00:00,,1,jomonkjoy/EthernetTimeSynchronizer,94508827,Verilog,EthernetTimeSynchronizer,17,1,2019-05-31 19:37:34+00:00,[],None
204,https://github.com/laurabecerrafajardo/MachO2ZE.git,2017-06-14 14:36:17+00:00,,0,laurabecerrafajardo/MachO2ZE,94340751,Verilog,MachO2ZE,4652,1,2021-01-08 03:31:26+00:00,[],None
205,https://github.com/Roboy/powerlink_fpga.git,2017-06-25 01:13:01+00:00,powerlink stack on fpga,1,Roboy/powerlink_fpga,95331190,Verilog,powerlink_fpga,2070,1,2023-04-24 18:24:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
206,https://github.com/dakata12345/FPGA_TESTE_IXIA.git,2017-07-03 08:10:35+00:00,,0,dakata12345/FPGA_TESTE_IXIA,96086433,Verilog,FPGA_TESTE_IXIA,1473,1,2017-07-27 07:20:05+00:00,[],None
207,https://github.com/mengjiuxi/FPGA_project.git,2017-07-01 10:13:18+00:00,This is a playground for verilog,0,mengjiuxi/FPGA_project,95956893,Verilog,FPGA_project,14,1,2022-11-19 17:45:43+00:00,[],None
208,https://github.com/atx/mlsdr.git,2017-07-11 14:42:15+00:00,SDR for my TDOA radiolocator,3,atx/mlsdr,96903963,Verilog,mlsdr,4587,1,2021-12-08 17:27:28+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/keiyaharada/cpu_6puzzle.git,2017-07-10 05:12:55+00:00,,1,keiyaharada/cpu_6puzzle,96738135,Verilog,cpu_6puzzle,49,1,2018-07-19 11:47:11+00:00,[],None
210,https://github.com/monotone-RK/Nexys4DDR.git,2017-06-22 08:48:32+00:00,,0,monotone-RK/Nexys4DDR,95094576,Verilog,Nexys4DDR,14,1,2018-12-11 19:36:53+00:00,[],None
211,https://github.com/david810113/adaptive-filter.git,2017-08-17 04:08:41+00:00,,0,david810113/adaptive-filter,100560261,Verilog,adaptive-filter,13,1,2022-12-03 07:30:36+00:00,[],None
212,https://github.com/lucasasselli/or1200-onchip-obfuscator.git,2017-07-25 16:58:08+00:00,"This project is a modified verison of the OpenRISC 1200 open-source processor, designed to estimate the feasibility of using an On-Chip Software Obfuscator to reduce the controllability over software activated Hardware Trojans.",2,lucasasselli/or1200-onchip-obfuscator,98330129,Verilog,or1200-onchip-obfuscator,8269,1,2023-11-17 09:30:21+00:00,"['hardware-trojans', 'openrisc', 'hardware-security']",None
213,https://github.com/aroerina/Stereo_spectol_analyzer.git,2017-08-04 09:36:17+00:00,a,0,aroerina/Stereo_spectol_analyzer,99328078,Verilog,Stereo_spectol_analyzer,3720,1,2019-05-05 06:47:16+00:00,[],None
214,https://github.com/harshaone94/fp_32.git,2017-08-18 21:49:11+00:00,verilog RTL code to add and multiply 32 bit numbers,0,harshaone94/fp_32,100752617,Verilog,fp_32,6,1,2019-12-26 16:24:52+00:00,[],None
215,https://github.com/hoki87/Cordic.git,2017-07-21 01:13:59+00:00,Optimize cordic code from  altera,0,hoki87/Cordic,97891657,Verilog,Cordic,2775,1,2019-08-21 19:20:30+00:00,[],None
216,https://github.com/zhuzhzh/ctba.git,2017-08-07 06:29:14+00:00,"SV gets the config from C, and sends the result to C",0,zhuzhzh/ctba,99544345,Verilog,ctba,5,1,2023-04-08 15:40:22+00:00,[],https://api.github.com/licenses/mit
217,https://github.com/lnls-dig/infra-cores.git,2017-07-31 18:20:19+00:00,Repository containing infrastructure cores for gateware development,2,lnls-dig/infra-cores,98916810,Verilog,infra-cores,6513,1,2022-01-20 18:23:44+00:00,[],https://api.github.com/licenses/lgpl-3.0
218,https://github.com/saket404/FPGA_Calculator.git,2017-06-13 05:10:08+00:00,Year 2 Digital Systems Design Class project,0,saket404/FPGA_Calculator,94171507,Verilog,FPGA_Calculator,5,0,2017-06-13 05:11:41+00:00,[],None
219,https://github.com/RimjhimGhosh20/I2C-Interfacing---Verilog-Project.git,2017-07-14 05:02:32+00:00,,0,RimjhimGhosh20/I2C-Interfacing---Verilog-Project,97194784,Verilog,I2C-Interfacing---Verilog-Project,7,0,2017-07-14 05:05:19+00:00,[],None
220,https://github.com/spkenkare/VerilogDivision.git,2017-07-20 00:04:00+00:00,,0,spkenkare/VerilogDivision,97771699,Verilog,VerilogDivision,0,0,2017-07-20 00:05:33+00:00,[],None
221,https://github.com/mzpmazeping/altera-ip_pll.git,2017-08-02 12:58:08+00:00,,0,mzpmazeping/altera-ip_pll,99116600,Verilog,altera-ip_pll,26034,0,2017-08-02 13:03:17+00:00,[],None
222,https://github.com/chengsonghust/vlsi-1.git,2017-07-25 16:54:40+00:00,ECE 474 : VLSI System Design,0,chengsonghust/vlsi-1,98329846,Verilog,vlsi-1,1656,0,2019-02-13 21:43:57+00:00,[],None
223,https://github.com/bejinariual/IXIA_SC.git,2017-07-03 08:12:51+00:00,,0,bejinariual/IXIA_SC,96086648,Verilog,IXIA_SC,156,0,2017-07-04 15:47:39+00:00,[],None
224,https://github.com/Jennytsd7/COA-Jump-Instruction.git,2017-07-01 18:40:38+00:00,Emulated the jump assembly level instruction of 32-bit MIPS Architecture using Verilog,0,Jennytsd7/COA-Jump-Instruction,95981628,Verilog,COA-Jump-Instruction,820,0,2017-07-01 18:45:24+00:00,[],None
225,https://github.com/valentinantonescu/Valentin_Antonescu_FPGA.git,2017-07-03 08:10:39+00:00,,0,valentinantonescu/Valentin_Antonescu_FPGA,96086439,Verilog,Valentin_Antonescu_FPGA,852,0,2017-07-04 15:57:37+00:00,[],None
226,https://github.com/csilva25/Value_Display_in_Hex_and_Decimal.git,2017-07-02 23:49:24+00:00,Altera DE2 (FPGA),0,csilva25/Value_Display_in_Hex_and_Decimal,96055033,Verilog,Value_Display_in_Hex_and_Decimal,2,0,2017-07-02 23:52:24+00:00,[],None
227,https://github.com/allxll/CPU.git,2017-06-30 09:57:26+00:00,as described.,0,allxll/CPU,95875066,Verilog,CPU,206,0,2018-09-19 17:45:42+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/Naghipourfar/Trax.git,2017-07-06 19:58:47+00:00,Digital Systems Design Project,0,Naghipourfar/Trax,96467260,Verilog,Trax,22,0,2018-06-14 15:33:15+00:00,[],None
229,https://github.com/wengallen/DSPD-Bilateral-2017.git,2017-06-18 11:33:32+00:00,Digital Signal Processing in Vlsi Design,0,wengallen/DSPD-Bilateral-2017,94683162,Verilog,DSPD-Bilateral-2017,9041,0,2017-06-18 11:50:21+00:00,[],None
230,https://github.com/nrmartell/fpgawashmachine.git,2017-06-16 21:17:50+00:00,,0,nrmartell/fpgawashmachine,94581885,Verilog,fpgawashmachine,236,0,2017-06-16 21:20:42+00:00,[],None
231,https://github.com/shinshiner/Computer_Architecture_Experiments.git,2017-06-16 08:34:33+00:00,,0,shinshiner/Computer_Architecture_Experiments,94523415,Verilog,Computer_Architecture_Experiments,1130,0,2017-06-16 08:37:25+00:00,[],None
232,https://github.com/Dina-Nashaat/SPARC.git,2017-06-15 20:23:18+00:00,,1,Dina-Nashaat/SPARC,94475879,Verilog,SPARC,1031,0,2017-06-16 21:01:49+00:00,[],None
233,https://github.com/Algamus/FPGAchip-KeyboardFontDisplay-PS2-VGA-.git,2017-06-17 15:39:06+00:00,-Keyboard + Font Display (PS/2 + VGA)  on FPGA Chip Project - (Verilog)          Designed a circuit on FPGA chip to get the data over PS/2 channel from keyboard and use the received data to display characters on a computer monitor over VGA channel.,0,Algamus/FPGAchip-KeyboardFontDisplay-PS2-VGA-,94632944,Verilog,FPGAchip-KeyboardFontDisplay-PS2-VGA-,16,0,2020-02-06 06:41:53+00:00,[],None
234,https://github.com/vidushv/SIMD-Image-Processor.git,2017-06-23 07:10:00+00:00,,1,vidushv/SIMD-Image-Processor,95193453,Verilog,SIMD-Image-Processor,4494,0,2017-06-23 07:11:04+00:00,[],None
235,https://github.com/MajeedAskari/Pipeline-CPU.git,2017-06-25 11:00:29+00:00,5 Staged Mips pipelined cpu,1,MajeedAskari/Pipeline-CPU,95354366,Verilog,Pipeline-CPU,60,0,2017-06-25 11:01:57+00:00,[],None
236,https://github.com/fujiy/K16.git,2017-08-17 06:30:16+00:00,Original 16bit CPU,0,fujiy/K16,100569571,Verilog,K16,7,0,2017-08-17 06:32:48+00:00,[],None
237,https://github.com/CoconutJJ-School/brick-breaker.git,2017-07-02 19:44:52+00:00,A coolio brick breaker project written in Verilog for use on FGPA boards,0,CoconutJJ-School/brick-breaker,96045271,Verilog,brick-breaker,69614,0,2023-01-28 10:42:31+00:00,"['verilog', 'coolness']",None
238,https://github.com/ShreyKumar/Lab-4.git,2017-06-15 19:51:18+00:00,Lab4 of CSC258 at U of T,0,ShreyKumar/Lab-4,94473711,Verilog,Lab-4,142,0,2020-01-25 21:14:12+00:00,[],None
239,https://github.com/itohdak/kougi.git,2017-06-28 17:22:05+00:00,,0,itohdak/kougi,95694069,Verilog,kougi,3,0,2017-06-28 17:28:28+00:00,[],None
240,https://github.com/Murashko-Denis/Cross_bar.git,2017-06-26 15:10:29+00:00,,0,Murashko-Denis/Cross_bar,95459658,Verilog,Cross_bar,280,0,2018-07-10 09:12:10+00:00,[],None
241,https://github.com/NgD01/fpga-1.git,2017-07-04 06:08:50+00:00,Dabbling in the world of FPGAs,0,NgD01/fpga-1,96181301,Verilog,fpga-1,14889,0,2019-07-21 20:53:40+00:00,[],https://api.github.com/licenses/unlicense
242,https://github.com/markwong1688/uvmtutorial.git,2017-06-29 07:06:31+00:00,,0,markwong1688/uvmtutorial,95748906,Verilog,uvmtutorial,1,0,2017-06-29 07:33:53+00:00,[],None
243,https://github.com/DanielBarragan96/Examen-2.git,2017-06-27 00:16:54+00:00,,0,DanielBarragan96/Examen-2,95500501,Verilog,Examen-2,593,0,2020-03-18 01:08:40+00:00,[],None
244,https://github.com/barbs-pm/Sistemas.git,2017-08-17 19:28:49+00:00,Trabalhos da matéria Sistemas Digitais UFFS 2017,0,barbs-pm/Sistemas,100638185,Verilog,Sistemas,10,0,2018-02-19 13:16:52+00:00,"['led', 'altera', 'verilog', 'triangle']",None
245,https://github.com/MarcioJrios/Sistemas-Digitais.git,2017-08-17 20:44:17+00:00,Trabalhos realizados na disciplina de Sistemas Digitais,0,MarcioJrios/Sistemas-Digitais,100643807,Verilog,Sistemas-Digitais,18,0,2017-11-16 19:35:11+00:00,[],None
246,https://github.com/senfu/MBScore.git,2017-07-31 12:06:20+00:00,,0,senfu/MBScore,98884710,Verilog,MBScore,29,0,2017-07-31 12:06:29+00:00,[],https://api.github.com/licenses/gpl-3.0
247,https://github.com/KasuniHemasika/Simple-RISC-Single-Cycle-Microprocessor.git,2017-08-02 20:19:43+00:00,"A RISC ARM microprocessor including a data memory, register file, ALU implemented using basic R-type operations to do simple arithmetic calculations by fetching instructions.",0,KasuniHemasika/Simple-RISC-Single-Cycle-Microprocessor,99157398,Verilog,Simple-RISC-Single-Cycle-Microprocessor,10,0,2017-08-02 20:20:29+00:00,[],None
248,https://github.com/poolmaster/x86-core.git,2017-08-01 02:25:00+00:00,A gate-level implementation of x86-subset core in Verilog HDL,0,poolmaster/x86-core,98950131,Verilog,x86-core,573,0,2017-08-01 03:51:30+00:00,['x86'],None
249,https://github.com/C87is87hahaha/CORDIC.git,2017-07-17 12:11:46+00:00,Coordinate Rotation Digital Computer,0,C87is87hahaha/CORDIC,97472354,Verilog,CORDIC,11,0,2017-07-19 04:17:35+00:00,[],None
250,https://github.com/supertrens/singleCycle.git,2017-07-18 06:20:52+00:00,Computer organization hw2,0,supertrens/singleCycle,97560192,Verilog,singleCycle,348,0,2017-07-18 06:25:51+00:00,[],None
251,https://github.com/menukaNaya/RISC-Processor.git,2017-08-07 19:49:38+00:00,A Simple processor written in Verilog can do simple arithmetic. ,0,menukaNaya/RISC-Processor,99614127,Verilog,RISC-Processor,15,0,2017-08-07 19:54:21+00:00,[],None
252,https://github.com/motoakioi/paz6.git,2017-07-17 04:37:54+00:00,create,0,motoakioi/paz6,97435704,Verilog,paz6,19,0,2017-07-17 04:42:14+00:00,[],None
253,https://github.com/sebastianvidalillo/UART.git,2017-06-14 09:04:21+00:00,,0,sebastianvidalillo/UART,94311518,Verilog,UART,1072,0,2017-06-14 09:07:47+00:00,[],None
254,https://github.com/nanocad-lab/sdecc-penaltybox-rtl.git,2017-06-14 00:17:32+00:00,Verilog RTL for the Software-Defined ECC (SDECC) Penalty Box,1,nanocad-lab/sdecc-penaltybox-rtl,94270053,Verilog,sdecc-penaltybox-rtl,910,0,2017-06-14 00:18:29+00:00,[],None
255,https://github.com/Kipsora/MIPS-CPU.git,2017-06-15 09:17:08+00:00,A toy CPU on MIPS instruction set.,0,Kipsora/MIPS-CPU,94422424,Verilog,MIPS-CPU,1203,0,2023-01-28 21:15:59+00:00,[],https://api.github.com/licenses/mit
256,https://github.com/victorgveloso/Controlador-Memoria-Cache.git,2017-06-25 06:29:08+00:00,3º Trabalho de Arquitetura e Organização de Computadores 1 da UFV Campus Florestal,0,victorgveloso/Controlador-Memoria-Cache,95342784,Verilog,Controlador-Memoria-Cache,18,0,2023-01-28 13:23:38+00:00,[],https://api.github.com/licenses/gpl-3.0
257,https://github.com/jabarragann/DroneProject_Thesis.git,2017-08-13 05:44:05+00:00,Código fuente proyecto Dron para la tarjeta de desarrollo Matrix Creator.,0,jabarragann/DroneProject_Thesis,100156560,Verilog,DroneProject_Thesis,2206,0,2017-08-13 06:09:32+00:00,[],None
258,https://github.com/formigoni-ufv/OC2_MIPS_Processador_Pipeline.git,2017-08-12 12:34:06+00:00,,0,formigoni-ufv/OC2_MIPS_Processador_Pipeline,100111193,Verilog,OC2_MIPS_Processador_Pipeline,18832,0,2017-09-03 03:52:37+00:00,[],None
259,https://github.com/yourvolkov/VGA_controller.git,2017-07-16 15:58:21+00:00,,0,yourvolkov/VGA_controller,97394210,Verilog,VGA_controller,0,0,2017-07-16 18:39:24+00:00,[],None
260,https://github.com/ByteChen/My-Verilog-Projects.git,2017-07-18 14:44:40+00:00,,0,ByteChen/My-Verilog-Projects,97610028,Verilog,My-Verilog-Projects,49,0,2017-07-18 14:51:12+00:00,[],None
261,https://github.com/gaolou1991/slider.git,2017-08-01 14:30:24+00:00,m517a,0,gaolou1991/slider,99010467,Verilog,slider,127,0,2018-11-19 02:12:40+00:00,[],None
262,https://github.com/rahulkmr75/verilog_project.git,2017-07-30 18:40:58+00:00,,0,rahulkmr75/verilog_project,98817686,Verilog,verilog_project,4,0,2017-07-30 18:44:43+00:00,[],https://api.github.com/licenses/bsd-2-clause
263,https://github.com/Mine02C4/ics_vlsi_final.git,2017-07-20 07:45:22+00:00,,0,Mine02C4/ics_vlsi_final,97806178,Verilog,ics_vlsi_final,2815,0,2017-07-31 15:03:06+00:00,[],None
264,https://github.com/douglasbreyer/Sistemas-Digitais.git,2017-08-17 19:31:18+00:00,Trabalhos realizados na disciplina de Sistemas Digitais,0,douglasbreyer/Sistemas-Digitais,100638358,Verilog,Sistemas-Digitais,10,0,2018-10-03 16:39:14+00:00,[],https://api.github.com/licenses/apache-2.0
265,https://github.com/susanbao/AXMG.git,2017-07-29 08:11:44+00:00,Approximate computing based on XMG,2,susanbao/AXMG,98718615,Verilog,AXMG,3883,0,2017-08-12 08:45:39+00:00,[],None
266,https://github.com/csilva25/Hierarchical_32-bit_Full_Adder.git,2017-07-02 23:49:12+00:00,Altera DE2 (FPGA),0,csilva25/Hierarchical_32-bit_Full_Adder,96055025,Verilog,Hierarchical_32-bit_Full_Adder,1,0,2017-07-02 23:51:23+00:00,[],None
267,https://github.com/IsaacZhu/MIPS_CPU.git,2017-07-04 03:02:38+00:00,A pipeline MIPS_CPU implemented by verilog and ISE,0,IsaacZhu/MIPS_CPU,96169801,Verilog,MIPS_CPU,84,0,2017-07-04 03:09:11+00:00,[],None
268,https://github.com/yellowos/FPGA.git,2017-07-10 06:02:55+00:00,,0,yellowos/FPGA,96741219,Verilog,FPGA,28626,0,2017-07-31 12:48:24+00:00,[],None
269,https://github.com/muraj/trv_proc.git,2017-06-30 02:49:19+00:00,My own spin on a tiny riscv core,0,muraj/trv_proc,95841292,Verilog,trv_proc,112,0,2019-09-02 22:58:53+00:00,[],https://api.github.com/licenses/mit
270,https://github.com/weizhaochun/FPGA-CODE.git,2017-07-03 06:49:12+00:00,,0,weizhaochun/FPGA-CODE,96079051,Verilog,FPGA-CODE,14,0,2017-07-03 06:50:38+00:00,[],None
271,https://github.com/Tethysk/EEL4768_Lab7.git,2017-07-07 03:20:08+00:00,,0,Tethysk/EEL4768_Lab7,96494903,Verilog,EEL4768_Lab7,662,0,2017-07-07 03:39:18+00:00,[],None
272,https://github.com/GomiHgy/ledlines.git,2017-06-30 11:04:05+00:00,練習用,0,GomiHgy/ledlines,95879998,Verilog,ledlines,3,0,2017-06-30 11:32:23+00:00,[],None
273,https://github.com/joaoulian/SistemaComputacional.git,2017-06-30 18:53:53+00:00,Sistema computacional implementado em Verilog,0,joaoulian/SistemaComputacional,95915623,Verilog,SistemaComputacional,125068,0,2017-06-30 18:56:23+00:00,[],None
274,https://github.com/FloridSleeves/MIPS-CPU.git,2017-06-16 14:12:42+00:00,MIPS CPU in verilog,0,FloridSleeves/MIPS-CPU,94550426,Verilog,MIPS-CPU,7,0,2017-06-16 14:15:41+00:00,[],None
275,https://github.com/cs15b047/JTAG.git,2017-06-20 07:01:03+00:00,,1,cs15b047/JTAG,94860067,Verilog,JTAG,705,0,2017-06-25 15:27:02+00:00,[],None
276,https://github.com/Jacksonvillor/FPGA-RS232-serial-communication.git,2017-06-21 17:40:57+00:00,,0,Jacksonvillor/FPGA-RS232-serial-communication,95030225,Verilog,FPGA-RS232-serial-communication,2,0,2017-07-05 01:57:17+00:00,[],None
277,https://github.com/MaryHailu/Clock-and-Countdown-Timer-Alarm.git,2017-06-14 02:10:58+00:00,,0,MaryHailu/Clock-and-Countdown-Timer-Alarm,94278207,Verilog,Clock-and-Countdown-Timer-Alarm,17,0,2022-05-09 23:30:35+00:00,[],None
278,https://github.com/ABHINAV-BODDUPALLI/verilog-codes.git,2017-06-15 16:43:32+00:00,coding in verilog HDL,0,ABHINAV-BODDUPALLI/verilog-codes,94459610,Verilog,verilog-codes,2,0,2017-06-15 16:44:41+00:00,[],None
279,https://github.com/kristinetran14/MIPSProcessor.git,2017-07-14 22:33:55+00:00,Speedup the single-cycle MIPS processor by adding pipeline stages. ,0,kristinetran14/MIPSProcessor,97277511,Verilog,MIPSProcessor,10,0,2017-07-14 22:35:08+00:00,[],None
280,https://github.com/felipecanetecanales/works.git,2017-06-18 23:05:36+00:00,,0,felipecanetecanales/works,94718067,Verilog,works,40215,0,2017-06-18 23:09:59+00:00,[],None
281,https://github.com/zl6114/Y1-Image-processing.git,2017-07-17 13:03:50+00:00,year one year project ,0,zl6114/Y1-Image-processing,97476875,Verilog,Y1-Image-processing,18270,0,2017-07-17 13:14:22+00:00,[],None
282,https://github.com/Tethysk/EEL4768_Lab8.git,2017-07-13 19:19:33+00:00,,0,Tethysk/EEL4768_Lab8,97157249,Verilog,EEL4768_Lab8,635,0,2017-07-13 19:24:28+00:00,[],None
283,https://github.com/mikhailgrech/SocLabs.git,2017-07-11 12:20:25+00:00,,0,mikhailgrech/SocLabs,96889902,Verilog,SocLabs,3663,0,2017-08-11 20:51:05+00:00,[],None
284,https://github.com/Techinoco/TOFU.git,2017-07-13 06:08:32+00:00,,0,Techinoco/TOFU,97086220,Verilog,TOFU,1062,0,2017-07-13 06:42:53+00:00,[],None
285,https://github.com/DanielBarragan96/Examen3.git,2017-07-12 00:17:15+00:00,Fowrd,0,DanielBarragan96/Examen3,96947833,Verilog,Examen3,5823,0,2020-03-18 01:08:28+00:00,[],None
286,https://github.com/amazingemw/My-MinBD.git,2017-06-20 13:00:30+00:00,,0,amazingemw/My-MinBD,94891597,Verilog,My-MinBD,254,0,2017-06-20 13:02:07+00:00,[],None
287,https://github.com/osipovat/BlackJack.git,2017-07-07 16:59:02+00:00,I worked with a partner(Seohee Jung) in developing a simplified BlackJack game for two players using Verilog. We implemented finite state machine and datapath and created ModelSim simulations on each step of a project.,0,osipovat/BlackJack,96558828,Verilog,BlackJack,10,0,2017-07-07 17:01:18+00:00,[],None
288,https://github.com/zxbdlv/test.git,2017-07-26 09:47:52+00:00,,0,zxbdlv/test,98407367,Verilog,test,209,0,2017-12-20 09:35:17+00:00,[],None
289,https://github.com/manishshakya/netfpga-camp2017.git,2017-07-26 07:14:54+00:00,,1,manishshakya/netfpga-camp2017,98391892,Verilog,netfpga-camp2017,56253,0,2017-07-26 07:16:41+00:00,[],
290,https://github.com/ryncsn/primitive-cpu.git,2017-07-25 17:02:09+00:00,A very basic CPU prototype,0,ryncsn/primitive-cpu,98330439,Verilog,primitive-cpu,150,0,2017-07-25 17:09:35+00:00,[],None
291,https://github.com/divyaKh/Vending-Machine.git,2017-07-25 17:04:06+00:00,"The proposed machine which can vend four products that is coffee, cold drink, candies and snacks.  Here, ten_bucks and twenty_bucks inputs represents rupees 10/- and 20/- notes respectively.  A cancel input is also used when the user wants to withdraw his request and also the money will be returned through the return output. Return, product and change are the outputs. Return and change vectors are seven bits wide. Money_count is an internal signal which can be updated at every transition. This signal is also seven bits wide. If the inserted money is more than the total money of products then the change will be returned through the change output signal. There are also two input signal clk and reset. The machine will work on the positive edge of clock and will return to its initial state when reset button is pressed. ",0,divyaKh/Vending-Machine,98330615,Verilog,Vending-Machine,2,0,2019-07-06 09:42:38+00:00,[],None
292,https://github.com/MasterShoty/b58project.git,2017-07-31 23:21:49+00:00,Final Project for CSCB58,0,MasterShoty/b58project,98938226,Verilog,b58project,5,0,2017-07-31 23:22:22+00:00,[],None
293,https://github.com/iitjee/steppinsVLSI.git,2017-07-30 13:44:12+00:00,vlsi,0,iitjee/steppinsVLSI,98800189,Verilog,steppinsVLSI,18,0,2017-08-02 13:12:07+00:00,[],https://api.github.com/licenses/apache-2.0
294,https://github.com/DKXXXL/FiveSons_Mirror.git,2017-07-27 03:32:13+00:00,A trivial attempt to implement gobang on Altera DE2-115 board.,1,DKXXXL/FiveSons_Mirror,98490156,Verilog,FiveSons_Mirror,26087,0,2017-11-03 15:39:53+00:00,[],https://api.github.com/licenses/gpl-3.0
295,https://github.com/aarroyo23r/Microprocesador-MIPS.git,2017-08-18 03:46:09+00:00,,0,aarroyo23r/Microprocesador-MIPS,100670369,Verilog,Microprocesador-MIPS,814,0,2017-08-22 22:38:06+00:00,[],None
296,https://github.com/skylinker/td4_verilog.git,2017-08-14 01:18:32+00:00,,0,skylinker/td4_verilog,100215505,Verilog,td4_verilog,3,0,2017-08-17 04:53:26+00:00,[],None
297,https://github.com/AIDreamer/MipsSimulation.git,2017-08-21 23:54:07+00:00,Mips simulation using Verilog,1,AIDreamer/MipsSimulation,101001802,Verilog,MipsSimulation,1020,0,2017-08-21 23:54:16+00:00,[],None
298,https://github.com/mutiann/computer-organization-2016.git,2017-07-01 08:57:27+00:00,"BUAA computer organization course project, implemention of a MIPS CPU (P7)",0,mutiann/computer-organization-2016,95953321,Verilog,computer-organization-2016,16,0,2018-12-09 08:33:12+00:00,[],None
299,https://github.com/aosman96/8254.git,2017-06-13 02:02:07+00:00,8254 chip using verliog,0,aosman96/8254,94158388,Verilog,8254,5,0,2017-06-13 02:02:13+00:00,[],None
300,https://github.com/Zhoushi-Zhu/ECE385-UIUC-TETRIS.git,2017-06-14 11:41:53+00:00,"UIUC ECE 385 Final Project - Tetris, SP17",0,Zhoushi-Zhu/ECE385-UIUC-TETRIS,94324731,Verilog,ECE385-UIUC-TETRIS,48690,0,2018-02-01 18:38:11+00:00,[],None
301,https://github.com/AnuSiriyal/Content-Addressable-Memory-Design-and-Simulation.git,2017-08-10 22:29:58+00:00,Designed and simulated a CAM for storing data in memory and searching for data implemented using LRU replacement method to keep track of locations for new data coming in.,0,AnuSiriyal/Content-Addressable-Memory-Design-and-Simulation,99969746,Verilog,Content-Addressable-Memory-Design-and-Simulation,2,0,2017-08-11 00:57:14+00:00,[],None
302,https://github.com/nristow/learninghdl.git,2017-07-31 05:59:27+00:00,,0,nristow/learninghdl,98853349,Verilog,learninghdl,1,0,2017-07-31 06:00:14+00:00,[],None
303,https://github.com/baltazarortiz/FPDJ-Sampler.git,2017-07-22 17:02:37+00:00,Sampler component of 6.111 (Introductory Digital Systems Laboratory) final project,0,baltazarortiz/FPDJ-Sampler,98045635,Verilog,FPDJ-Sampler,1760,0,2019-08-10 05:17:36+00:00,[],None
304,https://github.com/amilapsn/my_downsampler.git,2017-07-06 07:09:54+00:00,,0,amilapsn/my_downsampler,96399799,Verilog,my_downsampler,9,0,2017-07-06 10:04:13+00:00,[],https://api.github.com/licenses/gpl-2.0
305,https://github.com/lazode/FPGA.git,2017-08-14 16:27:27+00:00,,0,lazode/FPGA,100287686,Verilog,FPGA,12,0,2017-09-10 11:42:12+00:00,[],None
306,https://github.com/Venkat19967/Single-cycle-implementatiion-MIPS.git,2017-07-01 18:48:55+00:00,This code will execute the 32-bit Addi MIPS instruction.,0,Venkat19967/Single-cycle-implementatiion-MIPS,95982011,Verilog,Single-cycle-implementatiion-MIPS,4,0,2017-07-01 18:57:24+00:00,[],None
307,https://github.com/bahusvel/FPGA-Adventures.git,2017-08-01 10:34:58+00:00,Me exploring the world of configurable hardware,0,bahusvel/FPGA-Adventures,98989955,Verilog,FPGA-Adventures,3,0,2019-09-22 22:13:26+00:00,[],None
308,https://github.com/gasin/veri2048.git,2017-08-01 08:20:20+00:00,,0,gasin/veri2048,98977451,Verilog,veri2048,639,0,2017-08-02 00:43:23+00:00,[],None
309,https://github.com/ForceTower/MIPS32_StandaloneProcessor.git,2017-08-06 21:37:56+00:00,A Standalone version of a MIPS32 Processor,0,ForceTower/MIPS32_StandaloneProcessor,99514691,Verilog,MIPS32_StandaloneProcessor,35,0,2017-08-06 22:48:40+00:00,[],https://api.github.com/licenses/mit
310,https://github.com/diegowendel/processador-mips.git,2017-07-01 03:11:55+00:00,CPU Baseada em MIPS implementada em Verilog,1,diegowendel/processador-mips,95938920,Verilog,processador-mips,871347,0,2019-04-20 03:33:29+00:00,"['cpu', 'mips', 'processor', 'verilog']",https://api.github.com/licenses/mit
311,https://github.com/Busy-Bob/little_game.git,2017-07-04 07:11:11+00:00,,0,Busy-Bob/little_game,96186971,Verilog,little_game,13642,0,2017-07-05 08:42:06+00:00,[],None
312,https://github.com/diegoraian/BatalhaNaval.git,2017-07-03 03:12:29+00:00,,0,diegoraian/BatalhaNaval,96065804,Verilog,BatalhaNaval,4061,0,2017-07-03 03:28:01+00:00,[],None
313,https://github.com/anmolgupta1005/Rush-Hour.git,2017-07-26 01:39:08+00:00,,0,anmolgupta1005/Rush-Hour,98365999,Verilog,Rush-Hour,3881,0,2017-07-26 02:33:39+00:00,[],None
314,https://github.com/chengsonghust/ENSC450.git,2017-07-25 17:27:47+00:00,VLSI Systems Design,0,chengsonghust/ENSC450,98332601,Verilog,ENSC450,45961,0,2017-07-25 17:27:54+00:00,[],None
315,https://github.com/Jackkuoo/CO.git,2017-06-25 22:39:59+00:00,,0,Jackkuoo/CO,95389652,Verilog,CO,13506,0,2017-06-25 22:42:28+00:00,[],None
316,https://github.com/jad73994/taguhd.git,2017-07-20 22:37:15+00:00,,0,jad73994/taguhd,97883694,Verilog,taguhd,8394,0,2017-07-20 23:08:09+00:00,[],
317,https://github.com/riscveval/Sifive_freedom.git,2017-07-27 03:29:11+00:00,,0,riscveval/Sifive_freedom,98489923,Verilog,Sifive_freedom,51,0,2017-07-27 03:29:20+00:00,[],https://api.github.com/licenses/apache-2.0
318,https://github.com/ng-tony/Music-Recorder.git,2017-07-26 23:12:11+00:00,CSCC01 Verilog project,0,ng-tony/Music-Recorder,98472957,Verilog,Music-Recorder,7,0,2017-07-27 00:29:13+00:00,[],None
319,https://github.com/yeyMelexis/MIPS32.git,2017-06-28 20:10:47+00:00,,0,yeyMelexis/MIPS32,95707548,Verilog,MIPS32,17,0,2017-06-28 20:14:44+00:00,[],None
320,https://github.com/yingsihao/Toru-CPU.git,2017-06-15 14:01:50+00:00,A naive CPU with five-stage pipeline.,0,yingsihao/Toru-CPU,94445077,Verilog,Toru-CPU,50,0,2017-06-16 11:21:03+00:00,[],None
321,https://github.com/rsveldema/sampler.git,2017-06-15 19:22:31+00:00,sampler-fpga,0,rsveldema/sampler,94471697,Verilog,sampler,38560,0,2017-06-15 19:41:39+00:00,[],None
322,https://github.com/renzenicolai/ice40test.git,2017-06-16 15:47:26+00:00,,0,renzenicolai/ice40test,94558888,Verilog,ice40test,43,0,2017-06-16 15:48:01+00:00,[],None
323,https://github.com/felipecanetecanales/template_resultado.git,2017-06-20 07:46:53+00:00,,0,felipecanetecanales/template_resultado,94864068,Verilog,template_resultado,1,0,2017-06-20 07:47:34+00:00,[],None
324,https://github.com/devsonqueiroz/mi_sd_p02_cpu_mips.git,2017-06-20 01:12:59+00:00,,0,devsonqueiroz/mi_sd_p02_cpu_mips,94835203,Verilog,mi_sd_p02_cpu_mips,152,0,2017-06-20 01:13:19+00:00,[],None
325,https://github.com/moratorium08/lsi_assignment.git,2017-08-02 01:14:15+00:00,,0,moratorium08/lsi_assignment,99057430,Verilog,lsi_assignment,1573,0,2017-08-02 01:15:29+00:00,[],None
326,https://github.com/kiasatina/pyonpyon-race.git,2017-07-02 20:50:10+00:00,CSCB58 Final Project,1,kiasatina/pyonpyon-race,96048225,Verilog,pyonpyon-race,167,0,2017-07-03 18:07:31+00:00,[],None
327,https://github.com/cherise-bryan/alarm-clock-final-project.git,2017-07-23 17:48:23+00:00,,0,cherise-bryan/alarm-clock-final-project,98115107,Verilog,alarm-clock-final-project,19,0,2017-07-23 18:58:33+00:00,[],https://api.github.com/licenses/gpl-3.0
328,https://github.com/DiegoSalazarSibajaTEC/BootSiRPA.git,2017-08-09 15:43:54+00:00,Proyecto de graduación para el grado de licenciatura en Ingeniería en Electrónica del ITCR,0,DiegoSalazarSibajaTEC/BootSiRPA,99825426,Verilog,BootSiRPA,2189,0,2017-10-20 08:28:08+00:00,[],None
329,https://github.com/PilarPinto/PetFeederProyect.git,2017-08-13 06:05:25+00:00,,0,PilarPinto/PetFeederProyect,100157431,Verilog,PetFeederProyect,6928,0,2017-10-03 19:57:50+00:00,[],None
330,https://github.com/Nalaka1693/register_file_verilog.git,2017-08-15 09:47:03+00:00,gate level implementation of register file with 32 bit 32 registers.,0,Nalaka1693/register_file_verilog,100363320,Verilog,register_file_verilog,3,0,2017-08-15 09:52:28+00:00,[],None
331,https://github.com/jamesmeijers/CycloneIV_RAM_Testing.git,2017-08-11 16:42:15+00:00,RAM testing applications to test read failures of Altera Cyclone IV FPGA on DE2-115 board,0,jamesmeijers/CycloneIV_RAM_Testing,100052181,Verilog,CycloneIV_RAM_Testing,78080,0,2017-08-11 16:43:40+00:00,[],None
332,https://github.com/zuvizudar/td4.git,2017-08-19 05:28:46+00:00,,0,zuvizudar/td4,100772363,Verilog,td4,2,0,2017-08-19 05:33:29+00:00,[],None
333,https://github.com/brian-chim/b58_tron.git,2017-07-01 17:12:33+00:00,A CSCB58 project utilizing Verilog HDL and the Altera DE2-115 Board to create the classic game of Tron,0,brian-chim/b58_tron,95977657,Verilog,b58_tron,112,0,2019-03-23 04:44:44+00:00,[],None
334,https://github.com/cpsxhao/CPU_course_proj.git,2017-07-02 02:49:21+00:00,"This repo is for our CPU course project in 2017 summer, including a 32-bit ALU, a single-cycle MIPS CPU, and a MIPS CPU with pipeline",0,cpsxhao/CPU_course_proj,95998568,Verilog,CPU_course_proj,2056,0,2019-04-01 13:19:21+00:00,[],None
335,https://github.com/chengsonghust/ICLAB-projects.git,2017-07-25 17:27:16+00:00,VLSI Design Homeworks,0,chengsonghust/ICLAB-projects,98332568,Verilog,ICLAB-projects,6223,0,2018-12-06 20:13:43+00:00,[],None
336,https://github.com/jogama/verilog-tutorial-answers.git,2017-07-27 14:01:11+00:00,I version control my fumblings through a verilog tutorial,0,jogama/verilog-tutorial-answers,98542560,Verilog,verilog-tutorial-answers,2,0,2017-08-14 17:33:15+00:00,[],None
337,https://github.com/derek-nguyen123/SimonOOOOH.git,2017-07-27 22:15:58+00:00,CSCB58 Final Project,0,derek-nguyen123/SimonOOOOH,98584002,Verilog,SimonOOOOH,25,0,2019-10-10 02:37:22+00:00,[],None
338,https://github.com/yuliya2017/netfpga-camp2017.git,2017-07-28 08:46:03+00:00,,1,yuliya2017/netfpga-camp2017,98629297,Verilog,netfpga-camp2017,52359,0,2017-07-28 08:47:05+00:00,[],
339,https://github.com/ChangjinHe/verilogProject_theGladiator.git,2017-08-01 00:25:15+00:00,verilog project: The Gladiator,0,ChangjinHe/verilogProject_theGladiator,98941579,Verilog,verilogProject_theGladiator,312,0,2017-08-01 00:38:50+00:00,[],None
340,https://github.com/garykillyou/Ticket_Shop.git,2017-07-11 17:19:12+00:00,有限狀態機概念的車票自動販賣機,0,garykillyou/Ticket_Shop,96918430,Verilog,Ticket_Shop,41,0,2017-07-11 17:32:23+00:00,[],https://api.github.com/licenses/mit
341,https://github.com/remenyi/Webdriver-Torso.git,2017-07-11 18:52:43+00:00,Recreating Webdriver Torso's videos in verilog,0,remenyi/Webdriver-Torso,96926111,Verilog,Webdriver-Torso,11,0,2017-07-18 15:41:31+00:00,[],None
342,https://github.com/Thatianne/ProcessadorMips.git,2017-07-11 21:33:40+00:00,,0,Thatianne/ProcessadorMips,96939092,Verilog,ProcessadorMips,4935,0,2017-07-11 21:37:13+00:00,[],None
343,https://github.com/Sudhanshu5harma/vlsi.git,2017-07-06 08:53:10+00:00,This repository is basic start of building your own processor using verilog (hdl). ,1,Sudhanshu5harma/vlsi,96409403,Verilog,vlsi,5343,0,2017-09-03 09:23:55+00:00,"['register', 'mux', 'verilog', 'arbiter', 'timing-diagram', 'posedge', 'verilog-hdl', 'clock']",None
344,https://github.com/JCScheunemann/Qflow-exemplos.git,2017-07-08 00:26:09+00:00,Exemplos minicurso qflow,0,JCScheunemann/Qflow-exemplos,96585637,Verilog,Qflow-exemplos,500,0,2017-07-10 16:24:20+00:00,[],None
345,https://github.com/camacazio/icestick_JSTK2.git,2017-06-17 15:55:45+00:00,This uses the Lattice Semi ICESTICK board and the PMOD JSTK2 module.,0,camacazio/icestick_JSTK2,94633850,Verilog,icestick_JSTK2,66,0,2019-03-26 01:28:42+00:00,[],https://api.github.com/licenses/gpl-3.0
346,https://github.com/hikboy/training-verilog.git,2017-08-12 04:56:41+00:00,This repository is for training basics of verilog   ,0,hikboy/training-verilog,100090079,Verilog,training-verilog,2,0,2017-08-12 08:19:53+00:00,[],None
347,https://github.com/elvishuges/SDMips.git,2017-06-19 14:29:09+00:00,,0,elvishuges/SDMips,94785816,Verilog,SDMips,33,0,2017-06-19 14:41:32+00:00,[],None
348,https://github.com/musico964/Fpga_3_Fir.git,2017-06-28 08:57:33+00:00,,0,musico964/Fpga_3_Fir,95649587,Verilog,Fpga_3_Fir,6689,0,2017-06-28 08:59:05+00:00,[],None
349,https://github.com/01FC/Examen2.git,2017-06-27 00:35:30+00:00,,0,01FC/Examen2,95501549,Verilog,Examen2,11,0,2017-06-27 00:42:42+00:00,[],None
350,https://github.com/sh-chris/Fpga.git,2017-06-30 03:30:18+00:00,,0,sh-chris/Fpga,95844593,Verilog,Fpga,691,0,2017-06-30 03:54:52+00:00,[],None
351,https://github.com/TejasviSankhe/Collision-Dectection-for-3D-printers.git,2017-07-11 14:21:14+00:00,"The project is related to collision detection of G-codes for a 3D printer. The project can be used to detect this malicious G-code. There are various methods for collision detection, here line segment intersection method to perform this collision detection. The project detects malicious lines for each 3D plane by comparing two lines at a time and determining if the line is malicious or non-malicious.",0,TejasviSankhe/Collision-Dectection-for-3D-printers,96901740,Verilog,Collision-Dectection-for-3D-printers,1,0,2017-12-15 01:53:41+00:00,"['collision-detection', '3d-printer', 'verilog']",None
352,https://github.com/ChrisGeorgakidis/Matrix-Vector-Multiplication.git,2017-07-12 08:52:23+00:00,"This is a project within the university lesson ""SoC Design with CAD tools""",0,ChrisGeorgakidis/Matrix-Vector-Multiplication,96986254,Verilog,Matrix-Vector-Multiplication,8362,0,2017-07-12 09:33:11+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/yuikosakuma/8puzzle_class.git,2017-07-05 02:46:46+00:00,,1,yuikosakuma/8puzzle_class,96270101,Verilog,8puzzle_class,286,0,2017-07-05 02:55:27+00:00,[],None
354,https://github.com/XIAZY/FPGA-Master.git,2017-07-12 21:10:44+00:00,FPGA Master - A Rhythm Game Based on FPGA Board,0,XIAZY/FPGA-Master,97052269,Verilog,FPGA-Master,60,0,2023-01-28 16:57:24+00:00,[],https://api.github.com/licenses/gpl-3.0
355,https://github.com/Veirlog/MyFirstPrj.git,2017-07-30 01:04:43+00:00,,0,Veirlog/MyFirstPrj,98767051,Verilog,MyFirstPrj,12,0,2017-07-30 01:04:53+00:00,[],https://api.github.com/licenses/gpl-3.0
356,https://github.com/jthan13/SubtractSquare.git,2017-07-30 01:24:46+00:00,CSCB58 Final Project,0,jthan13/SubtractSquare,98767729,Verilog,SubtractSquare,27,0,2017-07-30 01:26:29+00:00,[],None
357,https://github.com/guoners/ANN_plus.git,2017-07-18 14:04:54+00:00,ANN for AWS EC2 F1 instance,0,guoners/ANN_plus,97605464,Verilog,ANN_plus,14,0,2017-07-18 14:06:56+00:00,[],None
358,https://github.com/yossy3459/verilog.git,2017-07-22 08:17:28+00:00,"for BASYS3, written by Vivado 2016.4",0,yossy3459/verilog,98017607,Verilog,verilog,7,0,2017-07-22 08:17:35+00:00,[],None
359,https://github.com/dharm1k987/CSCB58_Project.git,2017-07-29 01:49:40+00:00,,0,dharm1k987/CSCB58_Project,98700987,Verilog,CSCB58_Project,2958,0,2018-09-06 23:06:49+00:00,[],None
360,https://github.com/kanaaami/5puzzle.git,2017-07-13 06:24:43+00:00,,1,kanaaami/5puzzle,97087533,Verilog,5puzzle,11306,0,2017-07-14 02:11:58+00:00,[],None
361,https://github.com/debbywan/verilog.git,2017-07-15 05:23:54+00:00,some simple verilog code ,0,debbywan/verilog,97294215,Verilog,verilog,9,0,2017-07-15 05:52:32+00:00,[],None
362,https://github.com/SarathyL/i2c.git,2017-06-28 16:04:38+00:00,,0,SarathyL/i2c,95687751,Verilog,i2c,3,0,2017-06-28 16:09:06+00:00,[],None
363,https://github.com/rattboi/ice-rom.git,2017-06-21 17:41:37+00:00,,0,rattboi/ice-rom,95030282,Verilog,ice-rom,7,0,2017-06-21 17:41:48+00:00,[],None
364,https://github.com/SarahYuHanCheng/comporg.git,2017-06-18 12:45:09+00:00,,0,SarahYuHanCheng/comporg,94686634,Verilog,comporg,1,0,2017-06-18 13:23:38+00:00,[],None
365,https://github.com/Algamus/FPGAchip-SimpleCpu.git,2017-06-17 15:31:51+00:00,- Simple CPU on FPGA Chip Project - (Verilog)       Designed a CPU for simple operations on the FPGA chip. ,0,Algamus/FPGAchip-SimpleCpu,94632516,Verilog,FPGAchip-SimpleCpu,2,0,2017-06-17 15:32:05+00:00,[],None
366,https://github.com/yyu226/MasterModeMultiFrame.git,2017-06-19 19:04:27+00:00,,0,yyu226/MasterModeMultiFrame,94811205,Verilog,MasterModeMultiFrame,256,0,2017-06-19 19:10:15+00:00,[],None
367,https://github.com/kqwyf/ElectricPasswordLock.git,2017-06-17 09:54:45+00:00,verilog password lock,0,kqwyf/ElectricPasswordLock,94614938,Verilog,ElectricPasswordLock,3509,0,2017-06-20 23:40:32+00:00,[],None
368,https://github.com/jaybkim/LogicDesign.git,2017-06-16 00:02:14+00:00,Logic Design - Microprocessor Project,0,jaybkim/LogicDesign,94488090,Verilog,LogicDesign,4,0,2018-10-16 04:42:58+00:00,[],None
369,https://github.com/josephvcaustin/FiveStageProcessor.git,2017-08-17 21:51:43+00:00,"This repository hosts a series of Verilog modules that comprise a five-stage, 32-bit processor without hazard detection.",0,josephvcaustin/FiveStageProcessor,100648091,Verilog,FiveStageProcessor,26,0,2017-08-17 22:24:55+00:00,[],None
370,https://github.com/skylinker/td4_v1.git,2017-08-15 01:35:33+00:00,,0,skylinker/td4_v1,100325494,Verilog,td4_v1,5,0,2017-08-15 01:35:38+00:00,[],None
371,https://github.com/NinjaServ/CST231TakeHome.git,2017-06-13 07:57:19+00:00,Elevator Simulator - In Verilog,1,NinjaServ/CST231TakeHome,94186417,Verilog,CST231TakeHome,290,0,2017-06-13 07:57:27+00:00,[],None
372,https://github.com/vanhogen/Pipelined-Processor.git,2017-06-24 23:00:55+00:00,"Verilog pipelined processor developed including ALU, Branch Prediction, Registers, Hazard Detection, and basic forwarding.",0,vanhogen/Pipelined-Processor,95327100,Verilog,Pipelined-Processor,1400,0,2017-06-24 23:02:12+00:00,[],None
373,https://github.com/spacemonkeydelivers/wb_experiment.git,2017-07-27 13:26:07+00:00,Simple master/slave wb,0,spacemonkeydelivers/wb_experiment,98538880,Verilog,wb_experiment,14,0,2017-07-27 13:27:11+00:00,[],None
374,https://github.com/matheusmstos/Cache-LAOC2-.git,2017-08-11 18:03:33+00:00,,0,matheusmstos/Cache-LAOC2-,100058406,Verilog,Cache-LAOC2-,774,0,2017-08-11 21:33:22+00:00,[],None
375,https://github.com/EX-S/simonsays.git,2017-08-06 02:18:22+00:00,,0,EX-S/simonsays,99458988,Verilog,simonsays,10329,0,2017-08-06 02:25:00+00:00,[],None
376,https://github.com/qiangxu1996/FPGA-snake.git,2017-08-04 11:00:57+00:00,,0,qiangxu1996/FPGA-snake,99334690,Verilog,FPGA-snake,72,0,2017-08-04 11:15:11+00:00,[],https://api.github.com/licenses/mit
377,https://github.com/pavelpilip/Beshape_FPGA_FW.git,2017-06-20 20:30:52+00:00,,0,pavelpilip/Beshape_FPGA_FW,94932449,Verilog,Beshape_FPGA_FW,8,0,2017-06-20 20:37:32+00:00,[],None
378,https://github.com/hizolaw/PSEFM_MACHINE.git,2017-07-03 15:53:55+00:00,,0,hizolaw/PSEFM_MACHINE,96127655,Verilog,PSEFM_MACHINE,49,0,2017-07-03 15:58:26+00:00,[],None
379,https://github.com/gognambiar/InternetOfThings-3D-Printing-Validator.git,2017-07-03 21:53:01+00:00,Internet of Things Project - 3D Printing Validation,0,gognambiar/InternetOfThings-3D-Printing-Validator,96153214,Verilog,InternetOfThings-3D-Printing-Validator,514,0,2017-07-03 22:10:48+00:00,[],None
380,https://github.com/csilva25/Time_Electronic_Safe.git,2017-07-02 22:57:58+00:00,,0,csilva25/Time_Electronic_Safe,96053327,Verilog,Time_Electronic_Safe,5,0,2017-07-02 22:59:16+00:00,[],None
381,https://github.com/josehfortes/processador.git,2017-06-30 18:02:20+00:00,,0,josehfortes/processador,95912318,Verilog,processador,476350,0,2018-04-03 03:52:56+00:00,[],None
382,https://github.com/1091714493/PowerStar.git,2017-07-28 11:19:46+00:00,,0,1091714493/PowerStar,98642634,Verilog,PowerStar,80,0,2020-03-03 00:54:46+00:00,[],None
383,https://github.com/valentinantonescu/Valentin_Antonescu_Snake.git,2017-07-29 14:56:46+00:00,Proiect FPGA - Verilog - tema: Snake,0,valentinantonescu/Valentin_Antonescu_Snake,98739435,Verilog,Valentin_Antonescu_Snake,811,0,2017-07-29 15:15:36+00:00,[],None
384,https://github.com/AshwiniChilukuri/Tranceiver-I2C-Interface.git,2017-08-03 18:48:48+00:00,Verilog code for Tranceiver I2C Interface,0,AshwiniChilukuri/Tranceiver-I2C-Interface,99264861,Verilog,Tranceiver-I2C-Interface,8,0,2017-08-03 18:51:34+00:00,[],None
385,https://github.com/bookj/3HA06.git,2017-08-11 07:08:15+00:00,3HA06 - Creating sound using FPGA,0,bookj/3HA06,100003001,Verilog,3HA06,1,0,2017-08-11 07:09:11+00:00,[],None
386,https://github.com/hare1039/CA-Lab5.git,2017-06-16 08:16:45+00:00,NCTU computer arch 2017 spring homework 5,0,hare1039/CA-Lab5,94521834,Verilog,CA-Lab5,782,0,2023-01-28 13:11:57+00:00,[],None
387,https://github.com/Shaalan31/ViterbiDecoder.git,2017-06-18 14:41:30+00:00,,0,Shaalan31/ViterbiDecoder,94693118,Verilog,ViterbiDecoder,22,0,2017-06-18 14:43:09+00:00,[],None
388,https://github.com/felipecanetecanales/UART_hdl.git,2017-06-13 17:39:46+00:00,,0,felipecanetecanales/UART_hdl,94240419,Verilog,UART_hdl,1102,0,2017-06-13 17:46:34+00:00,[],None
389,https://github.com/saimanishrao/Verilog.git,2017-08-14 15:58:38+00:00,Processor code,0,saimanishrao/Verilog,100285199,Verilog,Verilog,4,0,2017-08-14 15:59:30+00:00,[],None
390,https://github.com/deepaknairrpf/VLSI_lab_exercises.git,2017-08-21 18:51:21+00:00,,0,deepaknairrpf/VLSI_lab_exercises,100982510,Verilog,VLSI_lab_exercises,3180,0,2017-08-21 18:56:40+00:00,[],None
391,https://github.com/Kavindi183/RISC-Microprocessor.git,2017-08-17 05:35:59+00:00,Verilog code of modules,0,Kavindi183/RISC-Microprocessor,100565388,Verilog,RISC-Microprocessor,781,0,2017-08-17 05:38:45+00:00,[],None
392,https://github.com/emilio93/digitales-ii.git,2017-08-15 02:45:20+00:00,curso de digitales ii,0,emilio93/digitales-ii,100331186,Verilog,digitales-ii,4564,0,2017-08-15 02:49:15+00:00,[],https://api.github.com/licenses/mit
393,https://github.com/othonceu/Sistema-Digital.git,2017-08-17 20:04:28+00:00,,0,othonceu/Sistema-Digital,100640825,Verilog,Sistema-Digital,19,0,2017-08-28 13:54:10+00:00,[],None
394,https://github.com/karlingbruno/sistemas-digitais.git,2017-08-17 19:30:17+00:00,,0,karlingbruno/sistemas-digitais,100638288,Verilog,sistemas-digitais,5,0,2017-12-04 11:52:59+00:00,[],None
395,https://github.com/NoahMattV/Craps-Verilog.git,2017-06-27 01:46:22+00:00,A game of Craps programmed in Verilog for use with a Basys 3 board,0,NoahMattV/Craps-Verilog,95505927,Verilog,Craps-Verilog,4,0,2017-06-27 01:46:51+00:00,[],None
396,https://github.com/higuoxing/frequency-meter.git,2017-07-20 13:51:38+00:00,,0,higuoxing/frequency-meter,97840946,Verilog,frequency-meter,32,0,2023-01-28 16:59:20+00:00,[],None
397,https://github.com/JCScheunemann/Minicurso.git,2017-07-11 11:31:44+00:00,,0,JCScheunemann/Minicurso,96886194,Verilog,Minicurso,3,0,2017-07-11 11:33:26+00:00,[],None
398,https://github.com/vakstrayed/Calculadora_Verilog.git,2017-07-12 04:15:36+00:00,,0,vakstrayed/Calculadora_Verilog,96964479,Verilog,Calculadora_Verilog,1,0,2017-07-12 04:16:33+00:00,[],None
399,https://github.com/jerrylin1121/verilog_pipeline.git,2017-06-15 17:02:35+00:00,,0,jerrylin1121/verilog_pipeline,94461105,Verilog,verilog_pipeline,13,0,2017-06-15 17:40:11+00:00,[],None
400,https://github.com/iebopi/led_hdl.git,2017-06-16 03:25:30+00:00,Color LED HDL,0,iebopi/led_hdl,94501260,Verilog,led_hdl,6,0,2017-06-16 03:28:22+00:00,[],None
401,https://github.com/ShreyKumar/Lab6.git,2017-07-13 19:17:44+00:00,Lab6 of CSC258 at U of T,0,ShreyKumar/Lab6,97157118,Verilog,Lab6,8200,0,2020-01-25 21:14:11+00:00,[],None
402,https://github.com/alexene95/qwerty.git,2017-07-03 08:15:01+00:00,,0,alexene95/qwerty,96086826,Verilog,qwerty,818,0,2017-07-06 12:15:04+00:00,[],None
403,https://github.com/nickopupiales/ROYECTO1_Velasquez_Pupiales_Arbelaez.git,2017-08-19 20:24:29+00:00,,0,nickopupiales/ROYECTO1_Velasquez_Pupiales_Arbelaez,100819466,Verilog,ROYECTO1_Velasquez_Pupiales_Arbelaez,2964,0,2017-08-23 05:53:28+00:00,[],None
404,https://github.com/aalind45/8-bit-ALU.git,2017-07-26 11:06:17+00:00,ALU using different logic blocks ,0,aalind45/8-bit-ALU,98413839,Verilog,8-bit-ALU,5,0,2017-07-26 12:39:46+00:00,[],None
405,https://github.com/wangjdb3/BCD_to_Bin.git,2017-07-17 06:52:28+00:00,Verilog,0,wangjdb3/BCD_to_Bin,97444399,Verilog,BCD_to_Bin,2,0,2017-07-17 07:00:18+00:00,[],None
406,https://github.com/micdoug/decimal_counter_de2.git,2017-06-21 19:47:52+00:00,Implementação de um contador decimal de 4 dígitos para o Kit Altera DE2,0,micdoug/decimal_counter_de2,95040153,Verilog,decimal_counter_de2,640,0,2017-06-21 19:48:56+00:00,[],None
407,https://github.com/Jonnyboy123/ComputerArchitecture.git,2017-07-28 21:30:50+00:00,,0,Jonnyboy123/ComputerArchitecture,98689724,Verilog,ComputerArchitecture,4,0,2017-07-28 21:42:12+00:00,[],None
408,https://github.com/Hibari-K/verilog_test.git,2017-07-29 09:00:49+00:00,practice Verilog-HDL repository.,0,Hibari-K/verilog_test,98721137,Verilog,verilog_test,7,0,2017-07-29 09:06:13+00:00,[],None
409,https://github.com/walnutgallery/CS350.git,2017-07-31 04:18:55+00:00,,0,walnutgallery/CS350,98847604,Verilog,CS350,13443,0,2017-07-31 04:22:10+00:00,[],None
410,https://github.com/ErmanIZTECH/IZTECH-EE-342-Verilog-VHDL-Codes.git,2017-07-30 11:07:58+00:00,,0,ErmanIZTECH/IZTECH-EE-342-Verilog-VHDL-Codes,98792037,Verilog,IZTECH-EE-342-Verilog-VHDL-Codes,529,0,2017-07-30 11:23:00+00:00,['verilog-hdl'],None
411,https://github.com/HarshaKosala/16-bit-pipelined-RISC-microprocessor.git,2017-08-01 14:45:27+00:00,Design and implementation of a 16-bit pipelined RISC microprocessor that follows Computer Organization & Design,0,HarshaKosala/16-bit-pipelined-RISC-microprocessor,99011900,Verilog,16-bit-pipelined-RISC-microprocessor,7,0,2017-08-01 14:46:39+00:00,[],None
412,https://github.com/winterfell1610/MiniMips_div_20cycle.git,2017-07-21 10:20:38+00:00,,0,winterfell1610/MiniMips_div_20cycle,97935507,Verilog,MiniMips_div_20cycle,5,0,2018-12-27 02:23:34+00:00,[],None
413,https://github.com/austin-lolli/clean_cpu.git,2017-06-14 23:01:43+00:00,"cleaned up a lot of the excess in the original cpu repository, this one has only the verilog files",0,austin-lolli/clean_cpu,94379585,Verilog,clean_cpu,6,0,2017-06-14 23:06:00+00:00,[],None
414,https://github.com/yuikosakuma/8-puzzle.git,2017-06-16 07:38:20+00:00,,1,yuikosakuma/8-puzzle,94518443,Verilog,8-puzzle,8953,0,2017-06-16 07:49:54+00:00,[],None
415,https://github.com/avargaz/TicTacToe-VGA-FPGA.git,2017-06-15 01:50:05+00:00,Graphic TicTacToe for Basys2 Digilent FPGA using Matrix Keyboard,0,avargaz/TicTacToe-VGA-FPGA,94388515,Verilog,TicTacToe-VGA-FPGA,8,0,2017-06-15 01:50:12+00:00,[],https://api.github.com/licenses/mit
416,https://github.com/vava24680/CO_Lab5.git,2017-06-16 02:04:00+00:00,,0,vava24680/CO_Lab5,94495277,Verilog,CO_Lab5,1205,0,2017-06-16 02:08:01+00:00,[],None
417,https://github.com/waywayfox/nthu-archi.git,2017-06-22 13:53:57+00:00,nthu architecture project in verilog,0,waywayfox/nthu-archi,95120916,Verilog,nthu-archi,2051,0,2017-06-22 14:06:44+00:00,[],None
418,https://github.com/georgantas/fpga-experiments.git,2017-07-06 21:57:47+00:00,Experimenting with an Altera FPGA board.,0,georgantas/fpga-experiments,96475252,Verilog,fpga-experiments,5164,0,2022-06-20 03:06:37+00:00,[],None
419,https://github.com/Angel-Avila/MIPS-Processor.git,2017-06-27 20:22:14+00:00,,0,Angel-Avila/MIPS-Processor,95597373,Verilog,MIPS-Processor,6031,0,2018-05-09 16:49:13+00:00,[],None
420,https://github.com/Dchunn/8-bit-calcualtor.git,2017-06-30 20:08:56+00:00,make a vivado 8-bit Caclulator,0,Dchunn/8-bit-calcualtor,95920439,Verilog,8-bit-calcualtor,18,0,2017-07-06 17:09:22+00:00,[],None
421,https://github.com/valearias182/com.git,2017-06-30 03:51:24+00:00,,0,valearias182/com,95846315,Verilog,com,7,0,2017-06-30 03:54:35+00:00,[],None
422,https://github.com/vedant8/COMET-COTTRI.git,2017-07-11 01:07:30+00:00,A repo of all the Kintex codes,1,vedant8/COMET-COTTRI,96835501,Verilog,COMET-COTTRI,10762,0,2017-07-11 02:01:40+00:00,[],None
423,https://github.com/RSTZZZ/Snake.git,2017-07-10 15:32:46+00:00,,0,RSTZZZ/Snake,96793324,Verilog,Snake,32,0,2017-07-10 15:35:46+00:00,[],None
424,https://github.com/nhuongmh/uart_with_features.git,2017-06-20 11:55:19+00:00,Designing UART full features with Verilog HDL,0,nhuongmh/uart_with_features,94886212,Verilog,uart_with_features,10,0,2017-06-20 11:56:32+00:00,[],None
425,https://github.com/MayurHadole/full-CPU-design.git,2017-08-18 15:44:11+00:00,8 bit full CPU design using ALTERA DE1 SoC FPGA board and QUARTUS II,1,MayurHadole/full-CPU-design,100727123,Verilog,full-CPU-design,419,0,2023-12-07 16:29:00+00:00,[],None
426,https://github.com/avagordon01/de0-nano-processor.git,2017-06-28 09:36:17+00:00,,0,avagordon01/de0-nano-processor,95653130,Verilog,de0-nano-processor,0,0,2017-08-26 20:17:23+00:00,"['fpga', 'terasic-de0-nano-soc']",None
427,https://github.com/ForceTower/MIPS32Processor_UART.git,2017-08-21 17:09:30+00:00,A MIPS32 Processor with 2 Memory Mapped UART.,0,ForceTower/MIPS32Processor_UART,100975158,Verilog,MIPS32Processor_UART,8576,0,2017-08-21 17:21:39+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/andrew277/start.git,2017-08-20 08:04:25+00:00,,0,andrew277/start,100847245,Verilog,start,1,0,2017-08-20 08:09:18+00:00,[],None
429,https://github.com/KevinKAMS/RelogioDigital-E-Cronometro.git,2017-08-03 19:34:19+00:00,Um rélogio digital e cronometro feito na placa Altera Cyclone IV,0,KevinKAMS/RelogioDigital-E-Cronometro,99268343,Verilog,RelogioDigital-E-Cronometro,244,0,2017-08-03 19:42:28+00:00,[],None
430,https://github.com/FelipeWayne/Sistemas_Digitais.git,2017-07-29 23:52:23+00:00,Projetos desenvolvidos durante a disciplina Sistemas Digitais na Universidade Federal da Fronteira Sul,0,FelipeWayne/Sistemas_Digitais,98764712,Verilog,Sistemas_Digitais,7,0,2017-07-29 23:56:13+00:00,[],None
431,https://github.com/muriloxdo/SistemasDigitais.git,2017-07-25 06:25:50+00:00,,0,muriloxdo/SistemasDigitais,98271889,Verilog,SistemasDigitais,3,0,2017-07-25 06:34:03+00:00,[],None
432,https://github.com/riscveval/ORCA.git,2017-07-27 03:27:43+00:00,,1,riscveval/ORCA,98489798,Verilog,ORCA,893,0,2017-07-27 03:28:14+00:00,[],
433,https://github.com/riscveval/VScale.git,2017-07-27 03:34:49+00:00,,1,riscveval/VScale,98490354,Verilog,VScale,65,0,2017-07-27 03:35:01+00:00,[],
434,https://github.com/riscveval/PicoRV32.git,2017-07-27 03:17:23+00:00,,2,riscveval/PicoRV32,98488953,Verilog,PicoRV32,336,0,2021-07-09 11:42:38+00:00,[],None
435,https://github.com/KumaraDilshan/MIPS-processor.git,2017-08-02 07:31:15+00:00,"The design and implementation of a 16-bit pipelined RISC micro-processor that follows Computer Organization & Design. The strategy of the processes are to minimize the complexity of the overall CPU design by successively forming more complex components from earlier, smaller and simpler components. Using this strategy, it will reach the final pipelined CPU in an orderly and easily achievable fashion. This strategy also introduces a structured design approach in defining components and interfaces and an orderly integration of simpler components into more complex components.",0,KumaraDilshan/MIPS-processor,99086505,Verilog,MIPS-processor,11,0,2017-08-02 07:52:32+00:00,[],None
436,https://github.com/ChenJianyunp/DS1302_verilog.git,2017-08-11 04:08:09+00:00,,0,ChenJianyunp/DS1302_verilog,99990402,Verilog,DS1302_verilog,9997,0,2018-07-05 16:01:03+00:00,"['ds1302', 'led-display', 'fpga']",None
437,https://github.com/ashan8k/controller-blake2.git,2017-06-20 07:24:54+00:00,Black2 hash engine controller which controls the operation of the hash engine,0,ashan8k/controller-blake2,94862144,Verilog,controller-blake2,130,0,2017-06-20 15:21:11+00:00,[],None
438,https://github.com/DevanshRajoria/Asynchronous-FIFO-buffer.git,2017-07-11 10:19:22+00:00,Asynchronous FIFO buffer is made using circular queue based implementation.,0,DevanshRajoria/Asynchronous-FIFO-buffer,96880645,Verilog,Asynchronous-FIFO-buffer,4,0,2022-09-27 17:22:57+00:00,[],None
439,https://github.com/ThiagoAkinori/HC.git,2017-07-11 12:56:19+00:00,Sistema computacional baseado no MIPS implementado em Verilog,0,ThiagoAkinori/HC,96893012,Verilog,HC,8,0,2017-10-04 13:01:50+00:00,[],None
440,https://github.com/supertrens/Pipeline.git,2017-07-18 06:32:33+00:00,Computer organization hw3 show how pipelined CPU works,0,supertrens/Pipeline,97561240,Verilog,Pipeline,362,0,2017-07-18 06:33:57+00:00,[],None
441,https://github.com/aglucier/MyUniversity.git,2017-07-02 12:14:23+00:00,,0,aglucier/MyUniversity,96021189,Verilog,MyUniversity,307,0,2017-07-02 12:50:54+00:00,[],None
442,https://github.com/tanyuqian/mips_cpu.git,2017-07-15 05:41:58+00:00,,0,tanyuqian/mips_cpu,97294913,Verilog,mips_cpu,893,0,2020-03-09 00:26:00+00:00,[],None
443,https://github.com/gmcastil/fpga-tools.git,2017-06-16 01:34:42+00:00,A collection of scripts and software for FPGA developers,0,gmcastil/fpga-tools,94493208,Verilog,fpga-tools,25,0,2021-11-08 23:03:25+00:00,[],https://api.github.com/licenses/mit
444,https://github.com/felipecanetecanales/UART2.git,2017-06-14 05:44:21+00:00,,0,felipecanetecanales/UART2,94293691,Verilog,UART2,1104,0,2017-06-14 05:51:10+00:00,[],None
445,https://github.com/unfamiliar-tropic/architecture_DMA.git,2017-06-14 10:35:39+00:00,DMA,0,unfamiliar-tropic/architecture_DMA,94319614,Verilog,architecture_DMA,1032,0,2017-06-14 10:37:01+00:00,[],None
446,https://github.com/huangh32/3DQ5.git,2017-06-17 01:24:49+00:00,2017 3DQ5 project milestone1,0,huangh32/3DQ5,94592905,Verilog,3DQ5,478,0,2017-06-17 01:30:31+00:00,[],None
447,https://github.com/xihuai18/2048game.git,2017-06-17 13:46:54+00:00,,0,xihuai18/2048game,94626408,Verilog,2048game,19863,0,2023-01-28 20:44:52+00:00,[],None
448,https://github.com/ZeroWeight/Project-of-Electronic-Circuits.git,2017-07-09 01:31:41+00:00,Project of Electronic Circuits,0,ZeroWeight/Project-of-Electronic-Circuits,96654114,Verilog,Project-of-Electronic-Circuits,29227,0,2019-03-24 07:58:23+00:00,[],https://api.github.com/licenses/gpl-3.0
449,https://github.com/fujiy/verilog.git,2017-08-05 03:13:25+00:00,,0,fujiy/verilog,99395716,Verilog,verilog,14,0,2017-08-05 03:49:17+00:00,[],None
450,https://github.com/MalithaDilshan/Hardware-based-virus-detection-acceleration.git,2017-08-06 05:12:05+00:00,,1,MalithaDilshan/Hardware-based-virus-detection-acceleration,99465595,Verilog,Hardware-based-virus-detection-acceleration,8828,0,2018-09-18 05:28:29+00:00,[],None
451,https://github.com/robstewart57/trets2018-sources.git,2017-07-15 11:14:28+00:00,,1,robstewart57/trets2018-sources,97310946,Verilog,trets2018-sources,3432,0,2018-01-03 15:32:12+00:00,[],None
452,https://github.com/hoanghuumanh95/Blink-Led.git,2017-07-09 03:05:40+00:00,"Blink mono led, use frequency of kit CycloneV",0,hoanghuumanh95/Blink-Led,96657896,Verilog,Blink-Led,0,0,2017-07-09 03:34:02+00:00,[],None
453,https://github.com/SajeedShahriat/Verilog-Projects.git,2017-07-07 21:45:20+00:00,independent verilog projects,0,SajeedShahriat/Verilog-Projects,96578911,Verilog,Verilog-Projects,13,0,2017-07-10 18:13:16+00:00,[],None
454,https://github.com/ShreyKumar/CSC258-project.git,2017-07-22 19:38:32+00:00,CSC258 project summer 2017,0,ShreyKumar/CSC258-project,98053847,Verilog,CSC258-project,206,0,2020-01-25 21:14:10+00:00,[],None
455,https://github.com/AshwiniChilukuri/DataPath-and-ControlPath.git,2017-08-03 18:56:24+00:00,Written a verilog code to transfer dats from a 3 bit RAM to 2 bit RAM,0,AshwiniChilukuri/DataPath-and-ControlPath,99265431,Verilog,DataPath-and-ControlPath,4,0,2017-08-03 19:04:33+00:00,[],None
456,https://github.com/subramanyamdvss/verilog-lab.git,2017-08-04 08:05:33+00:00,,0,subramanyamdvss/verilog-lab,99319636,Verilog,verilog-lab,14,0,2017-08-04 08:06:39+00:00,[],None
457,https://github.com/DC123456789/BouncyBall.git,2017-07-19 03:51:09+00:00,,0,DC123456789/BouncyBall,97670474,Verilog,BouncyBall,21062,0,2017-07-22 22:27:08+00:00,[],None
458,https://github.com/PengchengAi/test_cyclone.git,2017-07-20 00:50:08+00:00,frequency indicator,0,PengchengAi/test_cyclone,97774250,Verilog,test_cyclone,11,0,2017-07-20 00:51:10+00:00,[],None
459,https://github.com/samsohani/Dodgie-by-CSCWaste58.git,2017-07-28 19:05:14+00:00,"CSCB58 Final Project, by Sameed Sohani, Autumn Jiang, Frederic Pun, Patent Li",0,samsohani/Dodgie-by-CSCWaste58,98679729,Verilog,Dodgie-by-CSCWaste58,11518,0,2017-07-28 19:10:42+00:00,[],None
460,https://github.com/Busy-Bob/music_cal.git,2017-06-26 02:09:35+00:00,,0,Busy-Bob/music_cal,95399248,Verilog,music_cal,24529,0,2017-06-26 07:18:20+00:00,[],None
461,https://github.com/zhxl0903/CSCB58-Project.git,2017-07-01 00:12:56+00:00,,0,zhxl0903/CSCB58-Project,95932141,Verilog,CSCB58-Project,1532,0,2017-07-01 00:40:04+00:00,[],None
462,https://github.com/atangzwj/ArtyBot.git,2017-06-29 16:41:13+00:00,A two-wheel robotics platform built on the Arty development board.,0,atangzwj/ArtyBot,95798430,Verilog,ArtyBot,192,0,2017-08-29 18:30:02+00:00,[],None
463,https://github.com/Spiny105/crc_nose_generator.git,2017-06-18 22:04:48+00:00,Генераторы псевдослучайных последовательностей на основе CRC,0,Spiny105/crc_nose_generator,94715610,Verilog,crc_nose_generator,637,0,2017-06-18 22:07:13+00:00,[],None
464,https://github.com/wakanapo/gradation.git,2017-06-19 02:35:47+00:00,,0,wakanapo/gradation,94728921,Verilog,gradation,1,0,2017-06-19 02:40:24+00:00,[],None
465,https://github.com/par9615/practica2.git,2017-06-22 03:19:54+00:00,Se añaden nuevas instrucciones al MIPS,0,par9615/practica2,95070074,Verilog,practica2,120,0,2018-04-04 22:33:24+00:00,[],None
466,https://github.com/francocurotto/FRANK6000.git,2017-06-18 21:27:13+00:00,Simple multi-cycle 8 bits processor,0,francocurotto/FRANK6000,94714052,Verilog,FRANK6000,204,0,2020-10-19 21:56:14+00:00,[],None
467,https://github.com/taki-d/fpga-vga.git,2017-08-15 08:15:19+00:00,,0,taki-d/fpga-vga,100355208,Verilog,fpga-vga,15,0,2017-08-15 11:06:09+00:00,[],None
468,https://github.com/Riolu/Pipelined-CPU.git,2017-07-26 07:31:39+00:00,"A design of 5-stage pipelined CPU, course project of EI332.",1,Riolu/Pipelined-CPU,98393426,Verilog,Pipelined-CPU,10635,0,2017-07-26 07:36:45+00:00,[],None
469,https://github.com/alexsludds/pwmmojov3.git,2017-07-11 14:50:22+00:00,A template for students to write their own pwm module for mojo v3. Created as part of MIT's 6.072 course.,0,alexsludds/pwmmojov3,96904778,Verilog,pwmmojov3,15,0,2017-07-11 14:53:43+00:00,[],https://api.github.com/licenses/gpl-3.0
470,https://github.com/Twopothead/MyCache.git,2017-08-20 03:26:21+00:00,"Verilog, Cache, DirectMapping",0,Twopothead/MyCache,100835629,Verilog,MyCache,1026,0,2017-08-20 06:56:07+00:00,[],https://api.github.com/licenses/gpl-3.0
471,https://github.com/tdell-dev/DittoCloneLooper.git,2017-06-23 07:37:44+00:00,"This repository will hold the Arduino source code, EAGLE Schematic and Board, BOM, and FPGA test source for the DittoClone Looper Project.",0,tdell-dev/DittoCloneLooper,95195719,Verilog,DittoCloneLooper,391,0,2017-06-30 23:37:48+00:00,[],None
472,https://github.com/amaradatta93/Braille-Script-Trainer.git,2017-08-10 00:33:39+00:00,,0,amaradatta93/Braille-Script-Trainer,99864200,Verilog,Braille-Script-Trainer,27,0,2017-08-10 00:55:09+00:00,[],None
473,https://github.com/dwofk/fpga-passport.git,2017-07-29 05:26:49+00:00,Final Project for 6.111 Fall 2016,0,dwofk/fpga-passport,98710636,Verilog,fpga-passport,3111,0,2019-08-02 17:15:22+00:00,[],None
474,https://github.com/Patel-Sid/GuitarHero.git,2017-07-31 20:41:03+00:00,"Guitar Hero is a rhythm based game first published in 2005, developed by RedOctane and Harmonix. The purpose of the game is for the player to attempt to recreate a song by pressing the buttons on the controller as prompted by the screen when the prompts pass through a part of the screen. The player is given points based on how precise they are when they press the buttons and also have multipliers that increase based on the more precise prompts they get in a row. We wish to recreate this game on the DE2 boards. ",0,Patel-Sid/GuitarHero,98927919,Verilog,GuitarHero,16,0,2017-07-31 20:45:10+00:00,[],https://api.github.com/licenses/mit
475,https://github.com/mzpmazeping/fsm_papsel.git,2017-08-03 04:07:34+00:00,,0,mzpmazeping/fsm_papsel,99189449,Verilog,fsm_papsel,2902,0,2017-08-03 04:12:09+00:00,[],None
476,https://github.com/kamat900/FreeAHB.git,2017-08-13 04:00:05+00:00,AHB Master,0,kamat900/FreeAHB,100152754,Verilog,FreeAHB,1166,0,2022-04-15 00:08:42+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/TYalison/PipelinedCPU.git,2017-07-26 12:06:22+00:00,pipelined CPU with 5 stages,0,TYalison/PipelinedCPU,98418435,Verilog,PipelinedCPU,291,0,2017-09-05 01:54:07+00:00,[],None
478,https://github.com/PengchengAi/VerilogEx.git,2017-07-22 12:48:21+00:00,Verilog exercises for the 2017 Electronics Design Contest.,0,PengchengAi/VerilogEx,98030963,Verilog,VerilogEx,15,0,2019-04-24 06:10:29+00:00,[],None
479,https://github.com/sebaparra/Proyecto-Octavador.git,2017-06-29 09:22:53+00:00,,0,sebaparra/Proyecto-Octavador,95761053,Verilog,Proyecto-Octavador,3,0,2017-06-29 09:24:22+00:00,[],None
480,https://github.com/csilva25/Running_Total_and_Count.git,2017-07-02 23:49:02+00:00,Altera DE2 (FPGA),0,csilva25/Running_Total_and_Count,96055016,Verilog,Running_Total_and_Count,4,0,2017-07-02 23:51:07+00:00,[],None
481,https://github.com/chmnchiang/My_Life_in_EE.git,2017-07-20 12:42:55+00:00,,0,chmnchiang/My_Life_in_EE,97834033,Verilog,My_Life_in_EE,55949,0,2017-07-20 12:43:34+00:00,[],None
482,https://github.com/yuikosakuma/8puzzle_final.git,2017-07-20 07:56:19+00:00,,1,yuikosakuma/8puzzle_final,97807308,Verilog,8puzzle_final,4756,0,2017-07-20 08:00:41+00:00,[],None
483,https://github.com/manishshakya/p4-netfpga-camp2017.git,2017-07-25 17:41:02+00:00,,2,manishshakya/p4-netfpga-camp2017,98333693,Verilog,p4-netfpga-camp2017,17153,0,2017-07-25 17:42:16+00:00,[],
484,https://github.com/guhzanella/SISTEMAS_DIGITAIS.git,2017-07-25 18:47:10+00:00,TRABALHOS SD,0,guhzanella/SISTEMAS_DIGITAIS,98339218,Verilog,SISTEMAS_DIGITAIS,7,0,2017-07-25 18:56:22+00:00,[],None
485,https://github.com/vishwaapatel/tictactoe.git,2017-07-25 18:17:35+00:00,CSCB58 Project - 2 player TicTacToe game created using Verilog,0,vishwaapatel/tictactoe,98336746,Verilog,tictactoe,36,0,2017-07-28 18:32:35+00:00,[],None
486,https://github.com/rohan-d3v/Taillights.git,2017-06-22 18:30:33+00:00,Standard Thunderbird Taillights using Verilog,0,rohan-d3v/Taillights,95145121,Verilog,Taillights,1,0,2023-01-28 14:17:58+00:00,[],None
487,https://github.com/akukulanski/hdl_examples.git,2017-07-09 22:00:36+00:00,,0,akukulanski/hdl_examples,96713929,Verilog,hdl_examples,5,0,2017-07-11 18:04:24+00:00,[],None
488,https://github.com/RarePep8/CSCB58-Project.git,2017-07-09 23:56:21+00:00,"FloppyBox, a clone of Flappy Bird, written in Verilog and run on a FPGA board",0,RarePep8/CSCB58-Project,96718578,Verilog,CSCB58-Project,54,0,2018-10-26 13:38:11+00:00,[],None
489,https://github.com/mosukiton/mipsprocessor.git,2017-06-30 19:35:11+00:00,"Mips 32bit Processor, similar to MIPS I architecture, in single cycle and pipelined",0,mosukiton/mipsprocessor,95918395,Verilog,mipsprocessor,59,0,2017-06-30 19:47:26+00:00,[],https://api.github.com/licenses/gpl-3.0
490,https://github.com/anthem53/CSED311_Computer-Architecture.git,2017-06-14 04:04:48+00:00,Computer Architecture,0,anthem53/CSED311_Computer-Architecture,94287425,Verilog,CSED311_Computer-Architecture,34,0,2017-06-14 04:11:41+00:00,[],None
491,https://github.com/keiyaharada/cpu.git,2017-06-23 06:09:01+00:00,,1,keiyaharada/cpu,95188666,Verilog,cpu,119,0,2017-06-23 07:09:04+00:00,[],None
492,https://github.com/hitSongXiao/verilog.git,2017-07-13 07:28:46+00:00,a lock,0,hitSongXiao/verilog,97093317,Verilog,verilog,1116,0,2017-07-13 07:41:09+00:00,[],None
493,https://github.com/keiyaharada/cpu6.git,2017-07-13 07:18:45+00:00,,1,keiyaharada/cpu6,97092358,Verilog,cpu6,19,0,2017-07-13 07:19:58+00:00,[],None
494,https://github.com/berigei/ipxactexamplelib.git,2017-07-13 22:44:51+00:00,,0,berigei/ipxactexamplelib,97170571,Verilog,ipxactexamplelib,377,0,2017-07-13 22:45:16+00:00,[],https://api.github.com/licenses/mit
495,https://github.com/jucemarmonteiro/digitalAdders.git,2017-07-01 21:09:16+00:00,Digital adders,1,jucemarmonteiro/digitalAdders,95987710,Verilog,digitalAdders,265,0,2017-07-02 21:04:09+00:00,[],https://api.github.com/licenses/apache-2.0
496,https://github.com/DeMokry/WSIZ-FSM-Kawiarka.git,2017-06-27 18:30:08+00:00,,1,DeMokry/WSIZ-FSM-Kawiarka,95588715,Verilog,WSIZ-FSM-Kawiarka,2,0,2023-01-28 16:25:45+00:00,[],None
497,https://github.com/SCPD101/Traffic-Light-Project.git,2017-07-04 20:27:00+00:00,Verilog for the traffic light model simulation,1,SCPD101/Traffic-Light-Project,96250977,Verilog,Traffic-Light-Project,13,0,2017-07-04 20:36:38+00:00,[],None
498,https://github.com/SidGATOR/MIPS.git,2017-07-06 17:01:17+00:00,,0,SidGATOR/MIPS,96453194,Verilog,MIPS,13,0,2017-07-06 17:10:50+00:00,[],None
499,https://github.com/privatejfx141/cscb58-project.git,2017-07-13 15:54:10+00:00,"Final Project for CSCB58, Summer 2017",0,privatejfx141/cscb58-project,97140829,Verilog,cscb58-project,36,0,2017-07-29 16:14:31+00:00,"['verilog', 'university-of-toronto', 'snake', 'quartus']",None
500,https://github.com/TNCT-Nakano/MainBoardLogic.git,2017-07-13 04:36:00+00:00,to drive motor and kicker circuits.,0,TNCT-Nakano/MainBoardLogic,97080327,Verilog,MainBoardLogic,21,0,2017-07-13 05:05:10+00:00,[],None
501,https://github.com/wisecube-cn/lattice-FPGA-L1.git,2017-08-18 08:27:57+00:00,MachXO2 LCMXO2-4000HC,0,wisecube-cn/lattice-FPGA-L1,100690713,Verilog,lattice-FPGA-L1,8,0,2017-08-18 09:08:54+00:00,[],None
502,https://github.com/machaelsonic/hw_proj_17.git,2017-08-07 02:11:43+00:00,,0,machaelsonic/hw_proj_17,99527437,Verilog,hw_proj_17,838,0,2017-08-07 03:12:48+00:00,[],None
503,https://github.com/JPBolivar/Proyecto1.git,2017-08-08 15:41:24+00:00,Primer proyecto - Microprocesadores,0,JPBolivar/Proyecto1,99709248,Verilog,Proyecto1,825,0,2017-08-30 00:43:29+00:00,[],None
504,https://github.com/palsaheeb/oh-gn-4124.git,2017-06-14 12:21:04+00:00,,0,palsaheeb/oh-gn-4124,94327970,Verilog,oh-gn-4124,14077,0,2017-06-21 08:20:10+00:00,[],None
505,https://github.com/Omarkojak/MIPS_Pipeline.git,2017-06-14 11:43:05+00:00,A MIPS pipeline implementation using Verilog,0,Omarkojak/MIPS_Pipeline,94324823,Verilog,MIPS_Pipeline,15,0,2017-06-14 11:44:41+00:00,[],None
506,https://github.com/felipecanetecanales/characters_lab6.git,2017-06-14 23:18:57+00:00,,0,felipecanetecanales/characters_lab6,94380354,Verilog,characters_lab6,2,0,2017-06-14 23:19:51+00:00,[],None
507,https://github.com/sebastianvidalillo/labo6.git,2017-06-20 03:46:36+00:00,,0,sebastianvidalillo/labo6,94847135,Verilog,labo6,14,0,2017-06-20 10:41:58+00:00,[],None
508,https://github.com/ngockhiem/keyboard_interface.git,2017-08-01 06:51:29+00:00,,0,ngockhiem/keyboard_interface,98969413,Verilog,keyboard_interface,28,0,2017-08-01 15:36:05+00:00,[],None
509,https://github.com/manishkjain21/HDL_Lab2017.git,2017-08-05 08:33:04+00:00,Updated with Initial Codes,0,manishkjain21/HDL_Lab2017,99410086,Verilog,HDL_Lab2017,416,0,2017-08-05 08:49:15+00:00,[],None
510,https://github.com/Tethysk/EEL4768_Lab9.git,2017-07-25 18:49:27+00:00,,0,Tethysk/EEL4768_Lab9,98339406,Verilog,EEL4768_Lab9,474,0,2017-07-25 18:50:58+00:00,[],None
511,https://github.com/JikaiLong/PC-Defender-CSCB58-Academic.git,2017-07-23 01:49:30+00:00,,0,JikaiLong/PC-Defender-CSCB58-Academic,98068265,Verilog,PC-Defender-CSCB58-Academic,28,0,2017-10-31 16:11:12+00:00,[],None
512,https://github.com/guilherme-fersasil/verilog.git,2017-07-23 08:12:33+00:00,,0,guilherme-fersasil/verilog,98083835,Verilog,verilog,13,0,2018-10-24 01:17:20+00:00,[],None
513,https://github.com/thedavidyau/cscb58_project.git,2017-07-10 23:25:56+00:00,CSCB58 Project: Impossible Game,1,thedavidyau/cscb58_project,96829931,Verilog,cscb58_project,58318,0,2019-04-27 23:00:52+00:00,[],None
514,https://github.com/kaktumar/xkcd-skein-fpga.git,2017-07-30 06:49:35+00:00,Verilog HDL implementation of a Skein-1024-1024 hash function,5,kaktumar/xkcd-skein-fpga,98780419,Verilog,xkcd-skein-fpga,806,0,2017-07-30 06:49:37+00:00,[],None
515,https://github.com/hriener/mutation.git,2017-06-28 12:00:43+00:00,,0,hriener/mutation,95664545,Verilog,mutation,32,0,2021-04-25 13:43:19+00:00,[],None
516,https://github.com/palsaheeb/oh-fmc-gw.git,2017-06-14 11:39:27+00:00,Import from ohwr.org,0,palsaheeb/oh-fmc-gw,94324526,Verilog,oh-fmc-gw,9858,0,2017-06-21 08:19:34+00:00,[],None
517,https://github.com/danghai/rojo-bot.git,2017-06-26 19:17:03+00:00,,0,danghai/rojo-bot,95480996,Verilog,rojo-bot,1909,0,2017-06-26 19:18:16+00:00,[],None
518,https://github.com/timmingdali/One_Man_Band_on_DE1SOC.git,2017-07-01 18:58:00+00:00,"A hybrid music generator with keyboard support, coded in Verilog",0,timmingdali/One_Man_Band_on_DE1SOC,95982417,Verilog,One_Man_Band_on_DE1SOC,28,0,2017-07-01 19:00:57+00:00,[],None
519,https://github.com/vaz985/tp_scoreboard.git,2017-07-04 23:41:38+00:00,,0,vaz985/tp_scoreboard,96259633,Verilog,tp_scoreboard,3927,0,2018-03-17 13:57:29+00:00,[],None
520,https://github.com/MIPS-ee-workspace/MIPS-bigtask.git,2017-06-30 10:44:51+00:00,CPU-MIPS,0,MIPS-ee-workspace/MIPS-bigtask,95878689,Verilog,MIPS-bigtask,8543,0,2017-06-30 10:45:06+00:00,[],None
521,https://github.com/XiaoningZhu/cpu-design-5-level.git,2017-07-01 10:55:09+00:00,,0,XiaoningZhu/cpu-design-5-level,95958743,Verilog,cpu-design-5-level,7,0,2017-07-01 11:07:58+00:00,[],None
522,https://github.com/tomtomtomtomtomtomtom/5puzzle.git,2017-07-04 00:04:19+00:00,,1,tomtomtomtomtomtomtom/5puzzle,96159108,Verilog,5puzzle,159,0,2017-07-04 00:11:10+00:00,[],None
523,https://github.com/TomSadan/GuitarBand.git,2017-07-05 23:49:35+00:00,"We want to create a game that is similar to Guitar Hero in the sense that we will display moving blocks down a VGA output or the built in LEDs on the Altera board and the user will need to hit the blocks in a synchronized fashion. User input will initially be given using the Altera board's switches and/or buttons, but later on the goal is to replace those with a clap switch or an alternative means of input for extra fun.",1,TomSadan/GuitarBand,96370186,Verilog,GuitarBand,31,0,2017-07-06 00:27:10+00:00,[],None
524,https://github.com/pamelgh/Sistemas-Digitais.git,2017-08-17 19:29:07+00:00,Sistemas Digitais. ,0,pamelgh/Sistemas-Digitais,100638207,Verilog,Sistemas-Digitais,5,0,2019-10-08 18:34:30+00:00,[],None
525,https://github.com/supertrens/Cache.git,2017-07-18 06:36:57+00:00,Computer organization hw4 (Understand how cache works) MIPS assembly language,0,supertrens/Cache,97561598,Verilog,Cache,365,0,2017-07-18 06:38:11+00:00,[],None
526,https://github.com/xiaoyongzhong/riffafpga.git,2017-07-21 23:56:37+00:00,,0,xiaoyongzhong/riffafpga,97994850,Verilog,riffafpga,5,0,2017-07-22 00:03:27+00:00,[],None
527,https://github.com/WanyuDong/FPGA.git,2017-08-05 02:30:57+00:00,Some code from learning FPGA with verilog. Prepare to join the Electronic Design Match.,0,WanyuDong/FPGA,99393779,Verilog,FPGA,13,0,2017-08-05 02:32:55+00:00,[],None
528,https://github.com/walkthetalk/fsref.git,2017-07-26 12:06:03+00:00,,0,walkthetalk/fsref,98418406,Verilog,fsref,1154,0,2022-05-25 14:35:58+00:00,[],https://api.github.com/licenses/gpl-3.0
529,https://github.com/K-Wu/mips-pipeline-final.git,2017-07-28 06:29:46+00:00,,0,K-Wu/mips-pipeline-final,98616431,Verilog,mips-pipeline-final,1332,0,2018-10-28 14:01:41+00:00,[],https://api.github.com/licenses/mit
530,https://github.com/GabrielaAngh/PianFPGA-Simulator.git,2017-07-28 17:04:54+00:00,Proiect scoala de vara DCAE (2017),0,GabrielaAngh/PianFPGA-Simulator,98670468,Verilog,PianFPGA-Simulator,1126,0,2020-10-31 13:31:38+00:00,[],None
531,https://github.com/berlincho/MIPS_CPU.git,2017-07-29 02:20:18+00:00,MIPS CPU with pipeline,0,berlincho/MIPS_CPU,98702386,Verilog,MIPS_CPU,130,0,2017-07-29 02:31:33+00:00,[],https://api.github.com/licenses/mit
532,https://github.com/Shuang-W/CSCB58-Final-Project.git,2017-08-01 02:59:56+00:00,2D Cube Simulator,0,Shuang-W/CSCB58-Final-Project,98953009,Verilog,CSCB58-Final-Project,23,0,2017-08-01 03:15:33+00:00,[],https://api.github.com/licenses/gpl-3.0
533,https://github.com/Murashko-Denis/FPGA-Firewall.git,2017-06-13 18:56:29+00:00,,1,Murashko-Denis/FPGA-Firewall,94247229,Verilog,FPGA-Firewall,3395,0,2017-06-13 19:01:30+00:00,[],None
534,https://github.com/saeedghodsi93/Fast_Kmeans.git,2017-06-17 18:41:02+00:00,,0,saeedghodsi93/Fast_Kmeans,94642573,Verilog,Fast_Kmeans,443,0,2020-12-01 21:08:37+00:00,[],None
535,https://github.com/MayurHadole/RegFileVerilog.git,2017-06-18 21:36:31+00:00,,0,MayurHadole/RegFileVerilog,94714450,Verilog,RegFileVerilog,8058,0,2017-06-18 21:37:31+00:00,[],None
536,https://github.com/hzhwcmhf/CPU32.git,2017-06-19 07:29:20+00:00,,0,hzhwcmhf/CPU32,94748757,Verilog,CPU32,96,0,2017-06-19 07:29:59+00:00,[],None
537,https://github.com/skystar-p/logic-design-test-case.git,2017-06-19 11:30:40+00:00,논리설계 최종 플젝 시뮬레이터,0,skystar-p/logic-design-test-case,94769792,Verilog,logic-design-test-case,4,0,2018-06-12 10:53:02+00:00,[],None
538,https://github.com/BlakeXiaochu/MIPS_pipelines_CPU_2017.git,2017-08-12 03:49:43+00:00,Assignment of TsingHua 2017 summer course.  This repository contains the part of pipelines.,0,BlakeXiaochu/MIPS_pipelines_CPU_2017,100087443,Verilog,MIPS_pipelines_CPU_2017,467,0,2017-08-12 03:52:35+00:00,[],None
539,https://github.com/jthak002/ieee-754-adder.git,2017-08-21 14:50:44+00:00,,0,jthak002/ieee-754-adder,100962569,Verilog,ieee-754-adder,7,0,2017-08-21 14:51:35+00:00,[],None
540,https://github.com/Irindu/RISC-Processor-Verilog.git,2017-08-14 17:07:59+00:00,,0,Irindu/RISC-Processor-Verilog,100290993,Verilog,RISC-Processor-Verilog,2,0,2017-08-14 17:10:57+00:00,[],None
541,https://github.com/skylinker/optical_char_nn.git,2017-08-17 05:06:49+00:00,,0,skylinker/optical_char_nn,100563630,Verilog,optical_char_nn,7,0,2017-08-17 05:09:58+00:00,[],None
542,https://github.com/boy56/CPU.git,2017-07-26 14:20:18+00:00,the realization of CPU by verilog,0,boy56/CPU,98431196,Verilog,CPU,160320,0,2018-08-03 09:07:48+00:00,[],None
543,https://github.com/Frank-Shaw/uart.git,2017-07-27 02:07:15+00:00,verilog module for serial asynchronous communication in 8/N/1,9,Frank-Shaw/uart,98483463,Verilog,uart,86,0,2017-07-27 02:07:16+00:00,[],None
544,https://github.com/RimjhimGhosh20/Memory-Mapping---Verilog-.git,2017-07-14 04:40:10+00:00,,0,RimjhimGhosh20/Memory-Mapping---Verilog-,97193590,Verilog,Memory-Mapping---Verilog-,3,0,2017-07-14 04:47:38+00:00,[],None
545,https://github.com/ShubhamJain42/Verilog.git,2017-07-14 15:01:20+00:00,Basic Verilog Codes (in Xilinx).,1,ShubhamJain42/Verilog,97245500,Verilog,Verilog,10,0,2017-07-14 15:03:21+00:00,[],None
546,https://github.com/amaoagou12/dronevideolink.git,2017-07-09 22:46:29+00:00,Video / control link for drone and other business,0,amaoagou12/dronevideolink,96715794,Verilog,dronevideolink,27,0,2017-07-09 22:57:11+00:00,[],None
547,https://github.com/namjoshiniks/Memory-to-Memory-Transfer-using-Verilog.git,2017-07-29 20:43:47+00:00,This is the verilog code for memory to memory tranfer with the receiving memory clock slower than the providing memory clock by half. ,0,namjoshiniks/Memory-to-Memory-Transfer-using-Verilog,98757843,Verilog,Memory-to-Memory-Transfer-using-Verilog,127,0,2017-07-29 20:49:30+00:00,[],None
548,https://github.com/deekshasivakumer/Digital_Alarm_Clock-Verilog.git,2017-07-19 00:55:44+00:00,,0,deekshasivakumer/Digital_Alarm_Clock-Verilog,97657019,Verilog,Digital_Alarm_Clock-Verilog,187,0,2017-07-25 00:32:08+00:00,[],None
549,https://github.com/laxative/1052_F720200.git,2017-07-19 17:04:14+00:00,,0,laxative/1052_F720200,97741485,Verilog,1052_F720200,4223,0,2017-07-19 17:06:03+00:00,[],None
550,https://github.com/cielo-ee/td4_kai.git,2017-08-05 16:36:05+00:00,,0,cielo-ee/td4_kai,99435075,Verilog,td4_kai,1,0,2017-08-05 16:42:26+00:00,[],None
551,https://github.com/qiangxu1996/simple-MIPS.git,2017-08-04 13:13:29+00:00,,0,qiangxu1996/simple-MIPS,99344209,Verilog,simple-MIPS,12,0,2020-11-29 18:30:18+00:00,[],https://api.github.com/licenses/mit
552,https://github.com/adrobinoga/tcpc-project.git,2017-07-04 18:13:14+00:00,Proyecto del curso Circuitos Digitales II,1,adrobinoga/tcpc-project,96243115,Verilog,tcpc-project,140,0,2017-07-04 20:37:44+00:00,[],None
553,https://github.com/marvingrande/fpga_pong.git,2017-06-15 02:55:51+00:00,FPGA pong project with Bob,0,marvingrande/fpga_pong,94393393,Verilog,fpga_pong,2977,0,2017-06-15 03:58:31+00:00,[],None
554,https://github.com/AlexandruVoda96/FPGA-sc-de-vara-ixia.git,2017-07-03 08:12:33+00:00,Verilog Project,0,AlexandruVoda96/FPGA-sc-de-vara-ixia,96086618,Verilog,FPGA-sc-de-vara-ixia,6119,0,2017-07-30 01:19:02+00:00,['verilog-hdl'],None
555,https://github.com/arinaIulia/FPGA.git,2017-07-03 08:17:40+00:00,,0,arinaIulia/FPGA,96087091,Verilog,FPGA,7,0,2017-07-05 16:17:26+00:00,[],None
556,https://github.com/HMihnea/FPGA-Teste.git,2017-07-03 08:10:57+00:00,Teste FPGA Scoala de vara 2017,0,HMihnea/FPGA-Teste,96086472,Verilog,FPGA-Teste,559,0,2017-07-05 10:26:16+00:00,[],None
557,https://github.com/KSHITIJS140/AND_BIST.git,2017-08-02 09:25:39+00:00,BIST design for AND gate,0,KSHITIJS140/AND_BIST,99097981,Verilog,AND_BIST,4,0,2017-08-02 09:28:25+00:00,[],None
558,https://github.com/wakanapo/graycode_counter.git,2017-06-19 02:46:06+00:00,,0,wakanapo/graycode_counter,94729682,Verilog,graycode_counter,3,0,2017-06-19 02:47:37+00:00,[],None
559,https://github.com/gusugusu1018/learn-fpga.git,2017-06-16 00:11:47+00:00,,0,gusugusu1018/learn-fpga,94488568,Verilog,learn-fpga,2,0,2017-06-16 00:14:26+00:00,[],None
560,https://github.com/timmy139710/Integrated-Circuit-Design.git,2017-06-16 12:05:26+00:00,"Integrated Circuit Design (ICD), EE 3020,  Spring 2017, National Taiwan University",0,timmy139710/Integrated-Circuit-Design,94540172,Verilog,Integrated-Circuit-Design,21931,0,2019-10-12 16:34:46+00:00,[],None
561,https://github.com/gjmabo/RV32I.git,2017-08-07 20:34:07+00:00,,0,gjmabo/RV32I,99617900,Verilog,RV32I,3255,0,2017-08-07 20:35:30+00:00,[],None
562,https://github.com/MalithaDilshan/MIPS-Processor.git,2017-08-08 02:48:28+00:00,,0,MalithaDilshan/MIPS-Processor,99642632,Verilog,MIPS-Processor,8,0,2017-08-08 02:51:34+00:00,[],None
563,https://github.com/euzin4/sistemas_digitais.git,2017-08-17 19:10:21+00:00,,1,euzin4/sistemas_digitais,100636738,Verilog,sistemas_digitais,18,0,2017-08-17 20:33:16+00:00,[],None
564,https://github.com/senfu/MBSsoc.git,2017-08-19 13:37:40+00:00,MBSsoc一个由个人设计，免费开源的SoC，包括双CPU，RAM，VGA等模块。,0,senfu/MBSsoc,100796583,Verilog,MBSsoc,1710,0,2017-08-21 13:38:11+00:00,[],https://api.github.com/licenses/gpl-3.0
565,https://github.com/newtonlb/CANDecoder.git,2017-06-17 20:04:26+00:00,,0,newtonlb/CANDecoder,94646394,Verilog,CANDecoder,301,0,2017-06-17 20:05:13+00:00,[],None
566,https://github.com/Spiny105/log_10.git,2017-06-18 20:35:09+00:00,Модуль для вычисления 10-го логарифма на языке Verilog,0,Spiny105/log_10,94711691,Verilog,log_10,0,0,2017-06-18 20:35:36+00:00,[],None
567,https://github.com/aharathi/NFS_ETHERNET.git,2017-07-11 15:24:42+00:00,repository for veloce NFS compitetion,1,aharathi/NFS_ETHERNET,96908140,Verilog,NFS_ETHERNET,716,0,2017-08-03 05:06:28+00:00,[],None
568,https://github.com/AnuSiriyal/Maze-Router.git,2017-08-11 01:05:11+00:00,Designed and simulated a path router for multiple-terminal setup which has applications in developing ASIC Layout Design.,0,AnuSiriyal/Maze-Router,99977563,Verilog,Maze-Router,3,0,2017-08-11 01:10:03+00:00,[],None
569,https://github.com/meweez/traffic-light.git,2017-07-30 13:44:35+00:00,,0,meweez/traffic-light,98800210,Verilog,traffic-light,130,0,2021-08-29 13:16:43+00:00,[],None
570,https://github.com/pabgo/ProyGrad.git,2017-07-31 20:32:08+00:00,,1,pabgo/ProyGrad,98927253,Verilog,ProyGrad,15567,0,2017-08-01 14:02:04+00:00,[],None
571,https://github.com/bookj/3HA05.git,2017-08-11 07:10:16+00:00,3HA05 - Introduction to FPGA design using Verilog,0,bookj/3HA05,100003165,Verilog,3HA05,1,0,2017-08-11 07:11:00+00:00,[],None
572,https://github.com/GinnyJI/Blitzcrank-Poro-Round-Up-Game.git,2017-07-26 19:16:29+00:00,A side-scrolling game game where user control Blitzcrank to chase and grab poros. Watch the quick demo in link below.,0,GinnyJI/Blitzcrank-Poro-Round-Up-Game,98457609,Verilog,Blitzcrank-Poro-Round-Up-Game,1278,0,2018-04-13 15:34:58+00:00,[],None
573,https://github.com/ECMAScript3/FPGAnet.git,2017-08-14 16:50:29+00:00,FPGA networking for SMU chip testing,0,ECMAScript3/FPGAnet,100289581,Verilog,FPGAnet,35904,0,2017-08-18 16:02:20+00:00,[],https://api.github.com/licenses/mit
574,https://github.com/aalind45/Digital-Lock.git,2017-07-26 10:57:13+00:00,Digital Lock simulation on FPGA,0,aalind45/Digital-Lock,98413163,Verilog,Digital-Lock,2,0,2017-07-26 12:36:22+00:00,[],None
575,https://github.com/Nerer/MIPS-CPU.git,2017-06-21 11:04:54+00:00,,0,Nerer/MIPS-CPU,94995261,Verilog,MIPS-CPU,4328,0,2017-06-21 11:05:03+00:00,[],None
576,https://github.com/Busy-Bob/serial_esay.git,2017-07-01 03:44:17+00:00,,0,Busy-Bob/serial_esay,95940288,Verilog,serial_esay,4073,0,2017-07-01 16:55:35+00:00,[],None
577,https://github.com/vaishnavinandedkar/PageRank-Algorithm.git,2017-08-08 18:57:51+00:00,,0,vaishnavinandedkar/PageRank-Algorithm,99726423,Verilog,PageRank-Algorithm,2563,0,2017-08-08 19:03:02+00:00,[],None
578,https://github.com/ShreyKumar/Lab5.git,2017-07-08 18:50:59+00:00,,0,ShreyKumar/Lab5,96637906,Verilog,Lab5,7787,0,2020-01-25 21:14:12+00:00,[],None
