$date
	Thu Sep 11 10:51:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_race $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
0"
1#
#10
0#
1$
#15
0!
1"
1#
#20
0#
0$
#25
1!
0"
1#
#30
0#
1$
#35
0!
1"
1#
#40
0#
#45
1!
1#
#50
0#
