ARM GAS  /tmp/ccfbgGae.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usbd_dfu.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.USBD_DFU_GetCfgDesc,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	USBD_DFU_GetCfgDesc:
  23              	.LFB76:
  24              		.file 1 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c"
   1:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
   2:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @file    usbd_dfu.c
   4:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief   This file provides the DFU core functions.
   6:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
   7:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @verbatim
   8:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
   9:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          ===================================================================
  10:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *                                DFU Class Driver Description
  11:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          ===================================================================
  12:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver manages the DFU class V1.1 following the "Device Class Specification for
  13:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           Device Firmware Upgrade Version 1.1 Aug 5, 2004".
  14:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver implements the following aspects of the specification:
  15:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Device descriptor management
  16:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Configuration descriptor management
  17:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Enumeration as DFU device (in DFU mode only)
  18:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Requests management (supporting ST DFU sub-protocol)
  19:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Memory operations management (Download/Upload/Erase/Detach/GetState/GetStatus)
  20:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - DFU state machine implementation.
  21:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  22:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           @note
  23:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            ST DFU sub-protocol is compliant with DFU protocol and use sub-requests to manage
  24:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            memory addressing, commands processing, specific memories operations (ie. Erase) ...
  25:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            As required by the DFU specification, only endpoint 0 is used in this application.
  26:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            Other endpoints and functions may be added to the application (ie. DFU ...)
  27:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  28:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           These aspects may be enriched or modified for a specific user application.
  29:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  30:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver doesn't implement the following aspects of the specification
  31:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           (but it is possible to manage these features with some modifications on this driver):
  32:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Manifestation Tolerant mode
  33:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  34:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *  @endverbatim
ARM GAS  /tmp/ccfbgGae.s 			page 2


  35:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  36:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  37:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @attention
  38:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  39:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
  40:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * All rights reserved.</center></h2>
  41:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  42:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * This software component is licensed by ST under Ultimate Liberty license
  43:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  44:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * the License. You may obtain a copy of the License at:
  45:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *                      http://www.st.com/SLA0044
  46:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  47:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  48:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  49:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  50:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* BSPDependencies
  51:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   - "stm32xxxxx_{eval}{discovery}{nucleo_144}.c"
  52:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   - "stm32xxxxx_{eval}{discovery}_io.c"
  53:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   EndBSPDependencies */
  54:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  55:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* Includes ------------------------------------------------------------------*/
  56:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_dfu.h"
  57:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_ctlreq.h"
  58:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  59:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  60:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @addtogroup STM32_USB_DEVICE_LIBRARY
  61:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  62:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  63:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  64:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  65:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU
  66:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief usbd core module
  67:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  68:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  69:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  70:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_TypesDefinitions
  71:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  72:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  73:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  74:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  75:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  76:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  77:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  78:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Defines
  79:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  80:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  81:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  82:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  83:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  84:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  85:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  86:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  87:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Macros
  88:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  89:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  90:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  91:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
ARM GAS  /tmp/ccfbgGae.s 			page 3


  92:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  93:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  94:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  95:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  96:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  97:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  98:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_FunctionPrototypes
  99:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 100:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 101:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 102:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 103:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init (USBD_HandleTypeDef *pdev,
 104:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                uint8_t cfgidx);
 105:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 106:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit (USBD_HandleTypeDef *pdev,
 107:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                  uint8_t cfgidx);
 108:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 109:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup (USBD_HandleTypeDef *pdev,
 110:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 USBD_SetupReqTypedef *req);
 111:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 112:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc (uint16_t *length);
 113:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 114:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc (uint16_t *length);
 115:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 116:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum);
 117:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 118:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum);
 119:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 120:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady (USBD_HandleTypeDef *pdev);
 121:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 122:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady (USBD_HandleTypeDef *pdev);
 123:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 124:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF (USBD_HandleTypeDef *pdev);
 125:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 126:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum);
 127:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 128:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum);
 129:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 130:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1U)
 131:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t* USBD_DFU_GetUsrStringDesc ( USBD_HandleTypeDef *pdev, uint8_t index , uint16_t *len
 132:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 133:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 134:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach    (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 135:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 136:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download  (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 137:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 138:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload    (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 139:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 140:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus (USBD_HandleTypeDef *pdev);
 141:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 142:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus (USBD_HandleTypeDef *pdev);
 143:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 144:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState  (USBD_HandleTypeDef *pdev);
 145:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 146:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort     (USBD_HandleTypeDef *pdev);
 147:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 148:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Leave  (USBD_HandleTypeDef *pdev);
ARM GAS  /tmp/ccfbgGae.s 			page 4


 149:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 150:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 151:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 152:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 153:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 154:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 155:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Variables
 156:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 157:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 158:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 159:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** USBD_ClassTypeDef  USBD_DFU =
 160:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 161:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Init,
 162:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DeInit,
 163:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Setup,
 164:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_TxReady,
 165:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_RxReady,
 166:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataIn,
 167:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataOut,
 168:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_SOF,
 169:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoINIncomplete,
 170:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoOutIncomplete,
 171:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 172:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 173:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 174:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetDeviceQualifierDesc,
 175:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1U)
 176:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetUsrStringDesc
 177:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 178:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 179:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 180:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB DFU device Configuration Descriptor */
 181:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_CfgDesc[USB_DFU_CONFIG_DESC_SIZ] __ALIGN_END =
 182:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 183:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09, /* bLength: Configuation Descriptor size */
 184:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_CONFIGURATION, /* bDescriptorType: Configuration */
 185:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DFU_CONFIG_DESC_SIZ,
 186:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* wTotalLength: Bytes returned */
 187:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 188:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bNumInterfaces: 1 interface*/
 189:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bConfigurationValue: Configuration value*/
 190:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,         /*iConfiguration: Index of string descriptor describing the configuration*/
 191:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xC0,         /*bmAttributes: bus powered and Supprts Remote Wakeup */
 192:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x32,         /*MaxPower 100 mA: this current is used for detecting Vbus*/
 193:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 09 */
 194:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 195:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 0 **************/
 196:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(0U), /* This interface is mandatory for all devices */
 197:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 198:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 1U)
 199:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 1 **************/
 200:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(1),
 201:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 1) */
 202:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 203:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 2U)
 204:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 2 **************/
 205:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(2),
ARM GAS  /tmp/ccfbgGae.s 			page 5


 206:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 2) */
 207:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 208:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 3U)
 209:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 3 **************/
 210:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(3),
 211:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 3) */
 212:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 213:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 4U)
 214:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 4 **************/
 215:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(4),
 216:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 4) */
 217:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 218:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 5U)
 219:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 5 **************/
 220:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(5),
 221:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 5) */
 222:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 223:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 6U)
 224:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #error "ERROR: usbd_dfu_core.c: Modify the file to support more descriptors!"
 225:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 6) */
 226:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 227:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /******************** DFU Functional Descriptor********************/
 228:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09,   /*blength = 9 Bytes*/
 229:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   DFU_DESCRIPTOR_TYPE,   /* DFU Functional Descriptor*/
 230:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x0B,   /*bmAttribute
 231:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanDnload             = 1      (bit 0)
 232:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanUpload             = 1      (bit 1)
 233:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitManifestationTolerant = 0      (bit 2)
 234:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitWillDetach            = 1      (bit 3)
 235:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 Reserved                          (bit4-6)
 236:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitAcceleratedST         = 0      (bit 7)*/
 237:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xFF,   /*DetachTimeOut= 255 ms*/
 238:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 239:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /*WARNING: In DMA mode the multiple MPS packets feature is still not supported
 240:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****    ==> In this case, when using DMA USBD_DFU_XFER_SIZE should be set to 64 in usbd_conf.h */
 241:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   TRANSFER_SIZE_BYTES(USBD_DFU_XFER_SIZE),       /* TransferSize = 1024 Byte*/
 242:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x1A,                                /* bcdDFUVersion*/
 243:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01
 244:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /***********************************************************/
 245:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 9*/
 246:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 247:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 248:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB Standard Device Descriptor */
 249:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_DESC] __ALIGN_END =
 250:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 251:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_LEN_DEV_QUALIFIER_DESC,
 252:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_DEVICE_QUALIFIER,
 253:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 254:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,
 255:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 256:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 257:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 258:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x40,
 259:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,
 260:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 261:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 262:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  /tmp/ccfbgGae.s 			page 6


 263:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 264:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 265:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 266:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 267:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Functions
 268:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 269:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 270:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 271:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 272:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
 273:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Initialize the DFU interface
 274:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 275:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 276:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 277:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 278:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init (USBD_HandleTypeDef *pdev,
 279:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                uint8_t cfgidx)
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 281:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 282:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 283:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  /* Allocate Audio structure */
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   pdev->pClassData = USBD_malloc(sizeof (USBD_DFU_HandleTypeDef));
 285:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(pdev->pClassData == NULL)
 287:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_FAIL;
 289:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 290:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 291:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 292:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 293:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->alt_setting = 0U;
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 298:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 301:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;
 308:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 309:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Initialize Hardware layer */
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Init() != USBD_OK)
 311:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       return USBD_FAIL;
 313:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 314:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 315:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 316:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 317:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 318:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 319:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
ARM GAS  /tmp/ccfbgGae.s 			page 7


 320:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         De-Initialize the DFU layer
 321:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 322:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 323:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 324:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 325:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit (USBD_HandleTypeDef *pdev,
 326:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                  uint8_t cfgidx)
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 328:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 330:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wblock_num = 0U;
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0U;
 333:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_state = DFU_STATE_IDLE;
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 337:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 338:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* DeInit  physical Interface components */
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(pdev->pClassData != NULL)
 340:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 341:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* De-Initialize Hardware layer */
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 345:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 346:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 349:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 350:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 351:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Setup
 352:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handle the DFU specific requests
 353:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 354:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: usb requests
 355:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 356:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 357:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup (USBD_HandleTypeDef *pdev,
 358:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 USBD_SetupReqTypedef *req)
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 360:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *pbuf = 0U;
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0U;
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t status_info = 0U;
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 365:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 367:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (req->bmRequest & USB_REQ_TYPE_MASK)
 369:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case USB_REQ_TYPE_CLASS:
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     switch (req->bRequest)
 372:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 373:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_DNLOAD:
 374:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Download(pdev, req);
 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 376:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  /tmp/ccfbgGae.s 			page 8


 377:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_UPLOAD:
 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Upload(pdev, req);
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 380:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 381:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_GETSTATUS:
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_GetStatus(pdev);
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 384:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 385:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_CLRSTATUS:
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_ClearStatus(pdev);
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 388:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 389:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_GETSTATE:
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_GetState(pdev);
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 392:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 393:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_ABORT:
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Abort(pdev);
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 396:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 397:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case DFU_DETACH:
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Detach(pdev, req);
 399:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 400:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 401:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default:
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 405:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 406:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 407:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 408:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case USB_REQ_TYPE_STANDARD:
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     switch (req->bRequest)
 410:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 411:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_GET_STATUS:
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (pdev->dev_state == USBD_STATE_CONFIGURED)
 413:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 415:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 416:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 417:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 418:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req);
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 			  ret = USBD_FAIL;
 420:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 421:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 422:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 423:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_GET_DESCRIPTOR:
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if( (req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 425:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         pbuf = USBD_DFU_CfgDesc + (9U * (USBD_DFU_MAX_ITF_NUM + 1U));
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         len = MIN(USB_DFU_DESC_SIZ , req->wLength);
 428:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 429:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 430:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlSendData (pdev, pbuf, len);
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 432:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 433:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_GET_INTERFACE:
ARM GAS  /tmp/ccfbgGae.s 			page 9


 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (pdev->dev_state == USBD_STATE_CONFIGURED)
 435:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev, (uint8_t *)(void *)&hdfu->alt_setting, 1U);
 437:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 438:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 439:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 440:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req);
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 			  ret = USBD_FAIL;
 442:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 443:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 444:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 445:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_SET_INTERFACE:
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 447:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (pdev->dev_state == USBD_STATE_CONFIGURED)
 449:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->alt_setting = (uint8_t)(req->wValue);
 451:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 452:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         else
 453:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 454:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           USBD_CtlError (pdev, req);
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 456:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 457:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 458:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 459:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 460:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked */
 461:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req);
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ret = USBD_FAIL;
 463:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 464:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 465:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 466:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default:
 467:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 470:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 471:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 472:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 473:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   default:
 474:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_CtlError (pdev, req);
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ret = USBD_FAIL;
 476:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 477:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 478:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 479:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return ret;
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 481:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 482:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 483:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 484:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetCfgDesc
 485:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         return configuration descriptor
 486:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
 487:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 488:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to descriptor buffer
 489:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 490:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc (uint16_t *length)
ARM GAS  /tmp/ccfbgGae.s 			page 10


 491:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  25              		.loc 1 491 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
 492:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof (USBD_DFU_CfgDesc);
  31              		.loc 1 492 0
  32 0000 1B23     		movs	r3, #27
  33 0002 0380     		strh	r3, [r0]	@ movhi
 493:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_CfgDesc;
 494:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  34              		.loc 1 494 0
  35 0004 0048     		ldr	r0, .L2
  36              	.LVL1:
  37 0006 7047     		bx	lr
  38              	.L3:
  39              		.align	2
  40              	.L2:
  41 0008 00000000 		.word	.LANCHOR0
  42              		.cfi_endproc
  43              	.LFE76:
  45              		.section	.text.USBD_DFU_DataIn,"ax",%progbits
  46              		.align	1
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu softvfp
  52              	USBD_DFU_DataIn:
  53              	.LFB77:
 495:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 496:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 497:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataIn
 498:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data IN Stage
 499:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 500:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 501:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 502:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 503:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn (USBD_HandleTypeDef *pdev,
 504:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t epnum)
 505:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  54              		.loc 1 505 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.LVL2:
 506:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 507:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 508:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  60              		.loc 1 508 0
  61 0000 0020     		movs	r0, #0
  62              	.LVL3:
  63 0002 7047     		bx	lr
  64              		.cfi_endproc
  65              	.LFE77:
ARM GAS  /tmp/ccfbgGae.s 			page 11


  67              		.section	.text.USBD_DFU_EP0_RxReady,"ax",%progbits
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  72              		.fpu softvfp
  74              	USBD_DFU_EP0_RxReady:
  75              	.LFB78:
 509:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 510:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 511:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_RxReady
 512:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 Rx Ready event
 513:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 514:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 515:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 516:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady (USBD_HandleTypeDef *pdev)
 517:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  76              		.loc 1 517 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.LVL4:
 518:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 519:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 520:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  82              		.loc 1 520 0
  83 0000 0020     		movs	r0, #0
  84              	.LVL5:
  85 0002 7047     		bx	lr
  86              		.cfi_endproc
  87              	.LFE78:
  89              		.section	.text.USBD_DFU_SOF,"ax",%progbits
  90              		.align	1
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu softvfp
  96              	USBD_DFU_SOF:
  97              	.LFB80:
 521:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 522:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_TxReady
 523:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 TRx Ready event
 524:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 525:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 526:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 527:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady (USBD_HandleTypeDef *pdev)
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 529:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  uint32_t addr;
 530:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_SetupReqTypedef     req;
 531:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 532:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 534:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 536:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 537:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Decode the Special Command*/
ARM GAS  /tmp/ccfbgGae.s 			page 12


 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->wblock_num == 0U)
 539:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->buffer.d8[0] == DFU_CMD_GETCOMMANDS) && (hdfu->wlength == 1U))
 541:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 542:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 543:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if ((hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER) && (hdfu->wlength == 5U))
 545:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr = hdfu->buffer.d8[1];
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 550:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if ((hdfu->buffer.d8[0] == DFU_CMD_ERASE) && (hdfu->wlength == 5U))
 552:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr = hdfu->buffer.d8[1];
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 557:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Erase(hdfu->data_ptr) != USBD_OK)
 559:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 560:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           return USBD_FAIL;
 561:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 562:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 563:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 564:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 565:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Reset the global length and block number */
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wlength = 0U;
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0U;
 568:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.bmRequest = 0U;
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1U;
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, &req);
 572:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 573:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 574:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Regular Download Command */
 575:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 576:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wblock_num > 1U)
 578:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 579:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Decode the required address */
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 581:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 582:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Preform the write operation */
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Write(hdfu->buffer.d8,
 584:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                      (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 585:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 586:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           return USBD_FAIL;
 587:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 588:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 589:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 590:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 591:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Reset the global length and block number */
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 594:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  /tmp/ccfbgGae.s 			page 13


 595:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 597:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 603:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 604:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 605:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 607:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 608:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Start leaving DFU mode */
 609:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Leave(pdev);
 610:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 611:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 612:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 614:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 615:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 616:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_SOF
 617:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle SOF event
 618:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 619:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 620:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 621:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF (USBD_HandleTypeDef *pdev)
 622:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  98              		.loc 1 622 0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.LVL6:
 623:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 624:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 625:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 104              		.loc 1 625 0
 105 0000 0020     		movs	r0, #0
 106              	.LVL7:
 107 0002 7047     		bx	lr
 108              		.cfi_endproc
 109              	.LFE80:
 111              		.section	.text.USBD_DFU_IsoINIncomplete,"ax",%progbits
 112              		.align	1
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu softvfp
 118              	USBD_DFU_IsoINIncomplete:
 119              	.LFB81:
 626:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 627:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoINIncomplete
 628:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO IN Incomplete event
 629:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 630:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 631:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
ARM GAS  /tmp/ccfbgGae.s 			page 14


 632:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 633:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
 634:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 120              		.loc 1 634 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.LVL8:
 635:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 636:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 637:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 126              		.loc 1 637 0
 127 0000 0020     		movs	r0, #0
 128              	.LVL9:
 129 0002 7047     		bx	lr
 130              		.cfi_endproc
 131              	.LFE81:
 133              		.section	.text.USBD_DFU_IsoOutIncomplete,"ax",%progbits
 134              		.align	1
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 138              		.fpu softvfp
 140              	USBD_DFU_IsoOutIncomplete:
 141              	.LFB82:
 638:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 639:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoOutIncomplete
 640:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO OUT Incomplete event
 641:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 642:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 643:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 644:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 645:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
 646:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 142              		.loc 1 646 0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147              	.LVL10:
 647:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 648:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 649:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 148              		.loc 1 649 0
 149 0000 0020     		movs	r0, #0
 150              	.LVL11:
 151 0002 7047     		bx	lr
 152              		.cfi_endproc
 153              	.LFE82:
 155              		.section	.text.USBD_DFU_DataOut,"ax",%progbits
 156              		.align	1
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	USBD_DFU_DataOut:
ARM GAS  /tmp/ccfbgGae.s 			page 15


 163              	.LFB83:
 650:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 651:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataOut
 652:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data OUT Stage
 653:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 654:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 655:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 656:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 657:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut (USBD_HandleTypeDef *pdev,
 658:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t epnum)
 659:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 164              		.loc 1 659 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169              	.LVL12:
 660:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 661:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 662:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 170              		.loc 1 662 0
 171 0000 0020     		movs	r0, #0
 172              	.LVL13:
 173 0002 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE83:
 177              		.section	.text.USBD_DFU_GetDeviceQualifierDesc,"ax",%progbits
 178              		.align	1
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu softvfp
 184              	USBD_DFU_GetDeviceQualifierDesc:
 185              	.LFB84:
 663:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 664:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 665:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  DeviceQualifierDescriptor
 666:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** *         return Device Qualifier descriptor
 667:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  length : pointer data length
 668:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval pointer to descriptor buffer
 669:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 670:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc (uint16_t *length)
 671:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 186              		.loc 1 671 0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 191              	.LVL14:
 672:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof (USBD_DFU_DeviceQualifierDesc);
 192              		.loc 1 672 0
 193 0000 0A23     		movs	r3, #10
 194 0002 0380     		strh	r3, [r0]	@ movhi
 673:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_DeviceQualifierDesc;
 674:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 195              		.loc 1 674 0
 196 0004 0048     		ldr	r0, .L11
ARM GAS  /tmp/ccfbgGae.s 			page 16


 197              	.LVL15:
 198 0006 7047     		bx	lr
 199              	.L12:
 200              		.align	2
 201              	.L11:
 202 0008 00000000 		.word	.LANCHOR1
 203              		.cfi_endproc
 204              	.LFE84:
 206              		.section	.text.DFU_ClearStatus,"ax",%progbits
 207              		.align	1
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu softvfp
 213              	DFU_ClearStatus:
 214              	.LFB91:
 675:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 676:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 677:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetUsrStringDesc
 678:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Manages the transfer of memory interfaces string descriptors.
 679:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
 680:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  index: desciptor index
 681:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 682:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
 683:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 684:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING == 1U)
 685:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t* USBD_DFU_GetUsrStringDesc (USBD_HandleTypeDef *pdev, uint8_t index , uint16_t *leng
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 687:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 688:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check if the requested string interface is supported */
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 690:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_GetString ((uint8_t *)((USBD_DFU_MediaTypeDef *)pdev->pUserData)->pStrDesc, USBD_StrDesc, 
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 693:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 694:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Not supported Interface Descriptor index */
 695:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 696:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 697:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return NULL;
 698:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 699:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 700:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 701:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 702:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 703:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  USBD_MSC_RegisterStorage
 704:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  fops: storage callback
 705:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval status
 706:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 707:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** uint8_t  USBD_DFU_RegisterMedia    (USBD_HandleTypeDef   *pdev,
 708:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                     USBD_DFU_MediaTypeDef *fops)
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(fops != NULL)
 711:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pUserData= fops;
 713:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 714:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return 0U;
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
ARM GAS  /tmp/ccfbgGae.s 			page 17


 716:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 717:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /******************************************************************************
 718:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****      DFU Class requests management
 719:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** ******************************************************************************/
 720:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 721:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Detach
 722:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DETACH request.
 723:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 724:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure.
 725:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None.
 726:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 727:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 729:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 730:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 732:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 735:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 736:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 737:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 747:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 748:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 749:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check the detach capability in the DFU functional descriptor */
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[12U + (9U * USBD_DFU_MAX_ITF_NUM)]) & DFU_DETACH_MASK)
 751:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 752:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Perform an Attach-Detach operation on USB bus */
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop (pdev);
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start (pdev);
 755:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 756:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 757:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 758:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Wait for the period of time specified in Detach request */
 759:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Delay ((uint32_t)req->wValue);
 760:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 761:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 762:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 763:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 764:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Download
 765:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DNLOAD request.
 766:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 767:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 768:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
 769:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 770:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
ARM GAS  /tmp/ccfbgGae.s 			page 18


 773:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 775:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 776:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0U)
 778:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 780:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 781:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 784:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 785:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the state machine */
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 788:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 789:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Prepare the reception of the buffer over EP0 */
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlPrepareRx (pdev, (uint8_t*)hdfu->buffer.d8,
 791:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                          (uint16_t)hdfu->wlength);
 792:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 793:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 794:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 795:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 796:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 798:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 799:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 800:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 0 Data DNLOAD request */
 801:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 802:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 803:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* End of DNLOAD operation*/
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_IDLE )
 805:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 812:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 813:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 814:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 815:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 816:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 817:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 819:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 820:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 821:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 822:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Upload
 823:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU UPLOAD request.
 824:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 825:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 826:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 827:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 828:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
ARM GAS  /tmp/ccfbgGae.s 			page 19


 830:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 831:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 833:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 834:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *phaddr = NULL;
 835:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr = 0U;
 836:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 837:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0U)
 839:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 841:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 842:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 845:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 846:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* DFU Get Command */
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wblock_num == 0U)
 848:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 849:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Update the state machine */
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = (hdfu->wlength > 3U)? DFU_STATE_IDLE:DFU_STATE_UPLOAD_IDLE;
 851:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 856:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 857:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Store the values of all supported commands */
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 861:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 862:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), 3U);
 864:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if (hdfu->wblock_num > 1U)
 866:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 868:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 873:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;  /* Change is Accel
 875:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 876:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Return the physical address where data are stored */
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         phaddr = ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Read((uint8_t *)addr, hdfu->buffer.d8,
 878:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 879:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData (pdev, phaddr, (uint16_t)hdfu->wlength);
 881:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 882:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else  /* unsupported hdfu->wblock_num */
 883:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 885:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
ARM GAS  /tmp/ccfbgGae.s 			page 20


 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 890:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 891:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked */
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, req);
 893:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 894:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 895:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 896:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 897:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = 0U;
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0U;
 900:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError (pdev, req);
 902:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 903:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 904:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* No Data setup request */
 905:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 906:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 908:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 913:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 915:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 916:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 917:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetStatus
 918:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATUS request.
 919:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 920:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 921:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 922:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 924:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 925:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 927:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (hdfu->dev_state)
 929:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 930:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case   DFU_STATE_DNLOAD_SYNC:
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->wlength != 0U)
 932:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 934:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 939:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 941:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu
 943:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
ARM GAS  /tmp/ccfbgGae.s 			page 21


 944:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 945:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hd
 947:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 948:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 949:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else  /* (hdfu->wlength==0)*/
 950:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 952:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 957:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 958:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 959:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 960:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   case   DFU_STATE_MANIFEST_SYNC :
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 962:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST;
 964:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 1U;             /*bwPollTimeout = 1ms*/
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 969:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 970:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 971:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 973:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****          ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 974:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_IDLE;
 976:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 981:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 982:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 983:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 984:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 985:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   default :
 986:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 987:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 988:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 989:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Send the status data over EP0 */
 990:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData (pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 991:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 992:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 993:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 994:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_ClearStatus
 995:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU CLRSTATUS request.
 996:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 997:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 998:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 999:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
1000:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
ARM GAS  /tmp/ccfbgGae.s 			page 22


 215              		.loc 1 1000 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              	.LVL16:
1001:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1002:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1003:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 221              		.loc 1 1003 0
 222 0000 D0F89032 		ldr	r3, [r0, #656]
 223              	.LVL17:
1004:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1005:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_ERROR)
 224              		.loc 1 1005 0
 225 0004 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 226 0008 0A2A     		cmp	r2, #10
 227 000a 11D0     		beq	.L16
1006:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
1014:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1015:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
1016:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {   /*State Error*/
1017:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_ERROR;
 228              		.loc 1 1017 0
 229 000c 0A21     		movs	r1, #10
 230 000e 83F81814 		strb	r1, [r3, #1048]
1018:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_UNKNOWN;/*bStatus*/
 231              		.loc 1 1018 0
 232 0012 0E22     		movs	r2, #14
 233 0014 83F81024 		strb	r2, [r3, #1040]
1019:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 234              		.loc 1 1019 0
 235 0018 0022     		movs	r2, #0
 236 001a 83F81124 		strb	r2, [r3, #1041]
1020:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 237              		.loc 1 1020 0
 238 001e 83F81224 		strb	r2, [r3, #1042]
1021:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 239              		.loc 1 1021 0
 240 0022 83F81324 		strb	r2, [r3, #1043]
1022:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 241              		.loc 1 1022 0
 242 0026 83F81414 		strb	r1, [r3, #1044]
1023:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
 243              		.loc 1 1023 0
 244 002a 83F81524 		strb	r2, [r3, #1045]
 245 002e 7047     		bx	lr
 246              	.L16:
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
 247              		.loc 1 1007 0
ARM GAS  /tmp/ccfbgGae.s 			page 23


 248 0030 0221     		movs	r1, #2
 249 0032 83F81814 		strb	r1, [r3, #1048]
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 250              		.loc 1 1008 0
 251 0036 0022     		movs	r2, #0
 252 0038 83F81024 		strb	r2, [r3, #1040]
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 253              		.loc 1 1009 0
 254 003c 83F81124 		strb	r2, [r3, #1041]
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 255              		.loc 1 1010 0
 256 0040 83F81224 		strb	r2, [r3, #1042]
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 257              		.loc 1 1011 0
 258 0044 83F81324 		strb	r2, [r3, #1043]
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
 259              		.loc 1 1012 0
 260 0048 83F81414 		strb	r1, [r3, #1044]
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 261              		.loc 1 1013 0
 262 004c 83F81524 		strb	r2, [r3, #1045]
 263 0050 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE91:
 267              		.section	.text.DFU_Abort,"ax",%progbits
 268              		.align	1
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu softvfp
 274              	DFU_Abort:
 275              	.LFB93:
1024:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1025:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
1026:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1027:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1028:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetState
1029:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATE request.
1030:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1031:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1032:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1033:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState(USBD_HandleTypeDef *pdev)
1034:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
1035:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1036:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1037:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
1038:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1039:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Return the current state of the DFU interface */
1040:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData (pdev, &hdfu->dev_state, 1U);
1041:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
1042:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1043:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1044:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Abort
1045:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU ABORT request.
1046:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1047:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1048:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
ARM GAS  /tmp/ccfbgGae.s 			page 24


1049:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort(USBD_HandleTypeDef *pdev)
1050:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 276              		.loc 1 1050 0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		@ link register save eliminated.
 281              	.LVL18:
1051:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1052:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1053:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 282              		.loc 1 1053 0
 283 0000 D0F89032 		ldr	r3, [r0, #656]
 284              	.LVL19:
1054:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1055:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 285              		.loc 1 1055 0
 286 0004 93F81814 		ldrb	r1, [r3, #1048]	@ zero_extendqisi2
 287 0008 8A1E     		subs	r2, r1, #2
 288 000a D2B2     		uxtb	r2, r2
 289 000c 012A     		cmp	r2, #1
 290 000e 05D9     		bls	.L18
1056:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 291              		.loc 1 1056 0
 292 0010 0529     		cmp	r1, #5
 293 0012 03D0     		beq	.L18
 294              		.loc 1 1056 0 is_stmt 0 discriminator 1
 295 0014 0629     		cmp	r1, #6
 296 0016 01D0     		beq	.L18
1057:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 297              		.loc 1 1057 0 is_stmt 1
 298 0018 0929     		cmp	r1, #9
 299 001a 13D1     		bne	.L17
 300              	.L18:
1058:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1059:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 301              		.loc 1 1059 0
 302 001c 0221     		movs	r1, #2
 303 001e 83F81814 		strb	r1, [r3, #1048]
1060:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 304              		.loc 1 1060 0
 305 0022 0022     		movs	r2, #0
 306 0024 83F81024 		strb	r2, [r3, #1040]
1061:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 307              		.loc 1 1061 0
 308 0028 83F81124 		strb	r2, [r3, #1041]
1062:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 309              		.loc 1 1062 0
 310 002c 83F81224 		strb	r2, [r3, #1042]
1063:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 311              		.loc 1 1063 0
 312 0030 83F81324 		strb	r2, [r3, #1043]
1064:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 313              		.loc 1 1064 0
 314 0034 83F81414 		strb	r1, [r3, #1044]
1065:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 315              		.loc 1 1065 0
ARM GAS  /tmp/ccfbgGae.s 			page 25


 316 0038 83F81524 		strb	r2, [r3, #1045]
1066:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 317              		.loc 1 1066 0
 318 003c C3F80024 		str	r2, [r3, #1024]
1067:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 319              		.loc 1 1067 0
 320 0040 C3F80424 		str	r2, [r3, #1028]
 321              	.L17:
 322 0044 7047     		bx	lr
 323              		.cfi_endproc
 324              	.LFE93:
 326              		.section	.text.USBD_DFU_GetUsrStringDesc,"ax",%progbits
 327              		.align	1
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu softvfp
 333              	USBD_DFU_GetUsrStringDesc:
 334              	.LFB85:
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 335              		.loc 1 686 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              	.LVL20:
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 340              		.loc 1 689 0
 341 0000 0629     		cmp	r1, #6
 342 0002 09D8     		bhi	.L22
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 343              		.loc 1 686 0
 344 0004 10B5     		push	{r4, lr}
 345              	.LCFI0:
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 4, -8
 348              		.cfi_offset 14, -4
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 349              		.loc 1 691 0
 350 0006 D0F89432 		ldr	r3, [r0, #660]
 351 000a 044C     		ldr	r4, .L27
 352 000c 2146     		mov	r1, r4
 353              	.LVL21:
 354 000e 1868     		ldr	r0, [r3]
 355              	.LVL22:
 356 0010 FFF7FEFF 		bl	USBD_GetString
 357              	.LVL23:
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 358              		.loc 1 692 0
 359 0014 2046     		mov	r0, r4
 360 0016 10BD     		pop	{r4, pc}
 361              	.LVL24:
 362              	.L22:
 363              	.LCFI1:
 364              		.cfi_def_cfa_offset 0
 365              		.cfi_restore 4
 366              		.cfi_restore 14
 697:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
ARM GAS  /tmp/ccfbgGae.s 			page 26


 367              		.loc 1 697 0
 368 0018 0020     		movs	r0, #0
 369              	.LVL25:
 370 001a 7047     		bx	lr
 371              	.L28:
 372              		.align	2
 373              	.L27:
 374 001c 00000000 		.word	.LANCHOR2
 375              		.cfi_endproc
 376              	.LFE85:
 378              		.section	.text.DFU_Leave,"ax",%progbits
 379              		.align	1
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 383              		.fpu softvfp
 385              	DFU_Leave:
 386              	.LFB94:
1068:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1069:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
1070:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1071:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1072:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Leave
1073:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the sub-protocol DFU leave DFU mode request (leaves DFU mode
1074:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         and resets device to jump to user loaded code).
1075:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1076:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1077:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1078:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Leave(USBD_HandleTypeDef *pdev)
1079:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 387              		.loc 1 1079 0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              	.LVL26:
1080:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
1081:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1082:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu = (USBD_DFU_HandleTypeDef*) pdev->pClassData;
 392              		.loc 1 1082 0
 393 0000 D0F89032 		ldr	r3, [r0, #656]
 394              	.LVL27:
1083:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1084:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 395              		.loc 1 1084 0
 396 0004 0022     		movs	r2, #0
 397 0006 83F81924 		strb	r2, [r3, #1049]
1085:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1086:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U)
 398              		.loc 1 1086 0
 399 000a 194A     		ldr	r2, .L35
 400 000c 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 401 000e 12F0040F 		tst	r2, #4
 402 0012 0CD0     		beq	.L30
1087:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1088:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 403              		.loc 1 1088 0
 404 0014 0621     		movs	r1, #6
ARM GAS  /tmp/ccfbgGae.s 			page 27


 405 0016 83F81814 		strb	r1, [r3, #1048]
1089:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1090:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 406              		.loc 1 1090 0
 407 001a 0022     		movs	r2, #0
 408 001c 83F81124 		strb	r2, [r3, #1041]
1091:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 409              		.loc 1 1091 0
 410 0020 83F81224 		strb	r2, [r3, #1042]
1092:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 411              		.loc 1 1092 0
 412 0024 83F81324 		strb	r2, [r3, #1043]
1093:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 413              		.loc 1 1093 0
 414 0028 83F81414 		strb	r1, [r3, #1044]
 415 002c 7047     		bx	lr
 416              	.L30:
1079:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 417              		.loc 1 1079 0
 418 002e 10B5     		push	{r4, lr}
 419              	.LCFI2:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 4, -8
 422              		.cfi_offset 14, -4
 423 0030 0446     		mov	r4, r0
1094:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return;
1095:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1096:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
1097:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1098:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 424              		.loc 1 1098 0
 425 0032 0821     		movs	r1, #8
 426 0034 83F81814 		strb	r1, [r3, #1048]
1099:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1100:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 427              		.loc 1 1100 0
 428 0038 0022     		movs	r2, #0
 429 003a 83F81124 		strb	r2, [r3, #1041]
1101:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 430              		.loc 1 1101 0
 431 003e 83F81224 		strb	r2, [r3, #1042]
1102:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 432              		.loc 1 1102 0
 433 0042 83F81324 		strb	r2, [r3, #1043]
1103:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 434              		.loc 1 1103 0
 435 0046 83F81414 		strb	r1, [r3, #1044]
1104:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1105:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Disconnect the USB device */
1106:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop (pdev);
 436              		.loc 1 1106 0
 437 004a FFF7FEFF 		bl	USBD_Stop
 438              	.LVL28:
1107:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1108:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* DeInitilialize the MAL(Media Access Layer) */
1109:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 439              		.loc 1 1109 0
ARM GAS  /tmp/ccfbgGae.s 			page 28


 440 004e D4F89432 		ldr	r3, [r4, #660]
 441 0052 9B68     		ldr	r3, [r3, #8]
 442 0054 9847     		blx	r3
 443              	.LVL29:
 444              	.LBB12:
 445              	.LBB13:
 446              	.LBB14:
 447              	.LBB15:
 448              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccfbgGae.s 			page 29


  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccfbgGae.s 			page 30


 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
ARM GAS  /tmp/ccfbgGae.s 			page 31


 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
ARM GAS  /tmp/ccfbgGae.s 			page 32


 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfbgGae.s 			page 33


 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
ARM GAS  /tmp/ccfbgGae.s 			page 34


 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 35


 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
ARM GAS  /tmp/ccfbgGae.s 			page 36


 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccfbgGae.s 			page 37


 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 38


 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /tmp/ccfbgGae.s 			page 39


 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 40


 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
ARM GAS  /tmp/ccfbgGae.s 			page 41


 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
ARM GAS  /tmp/ccfbgGae.s 			page 42


 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
ARM GAS  /tmp/ccfbgGae.s 			page 43


 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 449              		.loc 2 879 0
 450              		.syntax unified
 451              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 452 0056 BFF34F8F 		dsb 0xF
 453              	@ 0 "" 2
 454              		.thumb
 455              		.syntax unified
 456              	.LBE15:
 457              	.LBE14:
 458              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
ARM GAS  /tmp/ccfbgGae.s 			page 44


  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
ARM GAS  /tmp/ccfbgGae.s 			page 45


  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 46


 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
ARM GAS  /tmp/ccfbgGae.s 			page 47


 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
ARM GAS  /tmp/ccfbgGae.s 			page 48


 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
ARM GAS  /tmp/ccfbgGae.s 			page 49


 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 50


 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
ARM GAS  /tmp/ccfbgGae.s 			page 51


 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 52


 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 53


 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 54


 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 55


 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
ARM GAS  /tmp/ccfbgGae.s 			page 56


 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
ARM GAS  /tmp/ccfbgGae.s 			page 57


 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
ARM GAS  /tmp/ccfbgGae.s 			page 58


 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
ARM GAS  /tmp/ccfbgGae.s 			page 59


 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
ARM GAS  /tmp/ccfbgGae.s 			page 60


 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
ARM GAS  /tmp/ccfbgGae.s 			page 61


 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
ARM GAS  /tmp/ccfbgGae.s 			page 62


1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 63


1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 64


1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
ARM GAS  /tmp/ccfbgGae.s 			page 65


1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccfbgGae.s 			page 66


1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
ARM GAS  /tmp/ccfbgGae.s 			page 67


1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
ARM GAS  /tmp/ccfbgGae.s 			page 68


1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
ARM GAS  /tmp/ccfbgGae.s 			page 69


1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  /tmp/ccfbgGae.s 			page 70


1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
ARM GAS  /tmp/ccfbgGae.s 			page 71


1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
ARM GAS  /tmp/ccfbgGae.s 			page 72


1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  /tmp/ccfbgGae.s 			page 73


1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  /tmp/ccfbgGae.s 			page 74


1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 459              		.loc 3 1767 0
 460 005a 0649     		ldr	r1, .L35+4
 461 005c CA68     		ldr	r2, [r1, #12]
 462 005e 02F4E062 		and	r2, r2, #1792
1766:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 463              		.loc 3 1766 0
 464 0062 054B     		ldr	r3, .L35+8
 465 0064 1343     		orrs	r3, r3, r2
 466 0066 CB60     		str	r3, [r1, #12]
 467              	.LBB16:
 468              	.LBB17:
 469              		.loc 2 879 0
 470              		.syntax unified
 471              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccfbgGae.s 			page 75


 472 0068 BFF34F8F 		dsb 0xF
 473              	@ 0 "" 2
 474              		.thumb
 475              		.syntax unified
 476              	.L31:
 477              	.LBE17:
 478              	.LBE16:
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
 479              		.loc 3 1773 0
 480              		.syntax unified
 481              	@ 1773 "Drivers/CMSIS/Include/core_cm3.h" 1
 482 006c 00BF     		nop
 483              	@ 0 "" 2
 484              		.thumb
 485              		.syntax unified
 486 006e FDE7     		b	.L31
 487              	.L36:
 488              		.align	2
 489              	.L35:
 490 0070 00000000 		.word	.LANCHOR0
 491 0074 00ED00E0 		.word	-536810240
 492 0078 0400FA05 		.word	100270084
 493              	.LBE13:
 494              	.LBE12:
 495              		.cfi_endproc
 496              	.LFE94:
 498              		.section	.text.USBD_DFU_EP0_TxReady,"ax",%progbits
 499              		.align	1
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 503              		.fpu softvfp
 505              	USBD_DFU_EP0_TxReady:
 506              	.LFB79:
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  uint32_t addr;
 507              		.loc 1 528 0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 8
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              	.LVL30:
 512 0000 30B5     		push	{r4, r5, lr}
 513              	.LCFI3:
 514              		.cfi_def_cfa_offset 12
 515              		.cfi_offset 4, -12
 516              		.cfi_offset 5, -8
 517              		.cfi_offset 14, -4
 518 0002 83B0     		sub	sp, sp, #12
 519              	.LCFI4:
 520              		.cfi_def_cfa_offset 24
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 521              		.loc 1 533 0
 522 0004 D0F89042 		ldr	r4, [r0, #656]
ARM GAS  /tmp/ccfbgGae.s 			page 76


 523              	.LVL31:
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 524              		.loc 1 535 0
 525 0008 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 526 000c 042B     		cmp	r3, #4
 527 000e 04D0     		beq	.L49
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 528              		.loc 1 606 0
 529 0010 072B     		cmp	r3, #7
 530 0012 6BD0     		beq	.L50
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 531              		.loc 1 613 0
 532 0014 0020     		movs	r0, #0
 533              	.LVL32:
 534              	.L44:
 614:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 535              		.loc 1 614 0
 536 0016 03B0     		add	sp, sp, #12
 537              	.LCFI5:
 538              		.cfi_remember_state
 539              		.cfi_def_cfa_offset 12
 540              		@ sp needed
 541 0018 30BD     		pop	{r4, r5, pc}
 542              	.LVL33:
 543              	.L49:
 544              	.LCFI6:
 545              		.cfi_restore_state
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 546              		.loc 1 538 0
 547 001a D4F80034 		ldr	r3, [r4, #1024]
 548 001e 002B     		cmp	r3, #0
 549 0020 51D1     		bne	.L39
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 550              		.loc 1 540 0
 551 0022 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 552 0024 1BB9     		cbnz	r3, .L40
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 553              		.loc 1 540 0 is_stmt 0 discriminator 1
 554 0026 D4F80424 		ldr	r2, [r4, #1028]
 555 002a 012A     		cmp	r2, #1
 556 002c 10D0     		beq	.L41
 557              	.L40:
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 558              		.loc 1 544 0 is_stmt 1
 559 002e 212B     		cmp	r3, #33
 560 0030 1FD0     		beq	.L51
 561              	.L42:
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 562              		.loc 1 551 0
 563 0032 412B     		cmp	r3, #65
 564 0034 2ED0     		beq	.L52
 565              	.L43:
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0U;
 566              		.loc 1 566 0
 567 0036 0023     		movs	r3, #0
 568 0038 C4F80434 		str	r3, [r4, #1028]
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
ARM GAS  /tmp/ccfbgGae.s 			page 77


 569              		.loc 1 567 0
 570 003c C4F80034 		str	r3, [r4, #1024]
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1U;
 571              		.loc 1 569 0
 572 0040 8DF80030 		strb	r3, [sp]
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError (pdev, &req);
 573              		.loc 1 570 0
 574 0044 0123     		movs	r3, #1
 575 0046 ADF80630 		strh	r3, [sp, #6]	@ movhi
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 576              		.loc 1 571 0
 577 004a 6946     		mov	r1, sp
 578 004c FFF7FEFF 		bl	USBD_CtlError
 579              	.LVL34:
 580              	.L41:
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 581              		.loc 1 592 0
 582 0050 0020     		movs	r0, #0
 583 0052 C4F80404 		str	r0, [r4, #1028]
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 584              		.loc 1 593 0
 585 0056 C4F80004 		str	r0, [r4, #1024]
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 586              		.loc 1 596 0
 587 005a 0323     		movs	r3, #3
 588 005c 84F81834 		strb	r3, [r4, #1048]
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 589              		.loc 1 598 0
 590 0060 84F81104 		strb	r0, [r4, #1041]
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 591              		.loc 1 599 0
 592 0064 84F81204 		strb	r0, [r4, #1042]
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 593              		.loc 1 600 0
 594 0068 84F81304 		strb	r0, [r4, #1043]
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 595              		.loc 1 601 0
 596 006c 84F81434 		strb	r3, [r4, #1044]
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 597              		.loc 1 602 0
 598 0070 D1E7     		b	.L44
 599              	.LVL35:
 600              	.L51:
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 601              		.loc 1 544 0 discriminator 1
 602 0072 D4F80424 		ldr	r2, [r4, #1028]
 603 0076 052A     		cmp	r2, #5
 604 0078 DBD1     		bne	.L42
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 605              		.loc 1 546 0
 606 007a 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 607              		.loc 1 547 0
 608 007c A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 609 007e 03EB0223 		add	r3, r3, r2, lsl #8
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 610              		.loc 1 548 0
ARM GAS  /tmp/ccfbgGae.s 			page 78


 611 0082 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 612 0084 03EB0243 		add	r3, r3, r2, lsl #16
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 613              		.loc 1 549 0
 614 0088 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 615 008a 03EB0263 		add	r3, r3, r2, lsl #24
 616 008e C4F80834 		str	r3, [r4, #1032]
 617 0092 DDE7     		b	.L41
 618              	.L52:
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 619              		.loc 1 551 0 discriminator 1
 620 0094 D4F80434 		ldr	r3, [r4, #1028]
 621 0098 052B     		cmp	r3, #5
 622 009a CCD1     		bne	.L43
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 623              		.loc 1 553 0
 624 009c 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 625              		.loc 1 554 0
 626 009e A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 627 00a0 03EB0223 		add	r3, r3, r2, lsl #8
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 628              		.loc 1 555 0
 629 00a4 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 630 00a6 03EB0243 		add	r3, r3, r2, lsl #16
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 631              		.loc 1 556 0
 632 00aa 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 633 00ac 03EB0263 		add	r3, r3, r2, lsl #24
 634 00b0 C4F80834 		str	r3, [r4, #1032]
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 635              		.loc 1 558 0
 636 00b4 D0F89422 		ldr	r2, [r0, #660]
 637 00b8 D268     		ldr	r2, [r2, #12]
 638 00ba 1846     		mov	r0, r3
 639              	.LVL36:
 640 00bc 9047     		blx	r2
 641              	.LVL37:
 642 00be 0028     		cmp	r0, #0
 643 00c0 C6D0     		beq	.L41
 560:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 644              		.loc 1 560 0
 645 00c2 0220     		movs	r0, #2
 646 00c4 A7E7     		b	.L44
 647              	.LVL38:
 648              	.L39:
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 649              		.loc 1 577 0
 650 00c6 012B     		cmp	r3, #1
 651 00c8 C2D9     		bls	.L41
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 652              		.loc 1 580 0
 653 00ca 0A49     		ldr	r1, .L53
 654 00cc 1944     		add	r1, r1, r3
 655 00ce D4F80854 		ldr	r5, [r4, #1032]
 656              	.LVL39:
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                      (uint8_t *)addr, hdfu->wlength) != USBD_OK)
ARM GAS  /tmp/ccfbgGae.s 			page 79


 657              		.loc 1 583 0
 658 00d2 D0F89432 		ldr	r3, [r0, #660]
 659 00d6 1B69     		ldr	r3, [r3, #16]
 660 00d8 D4F80424 		ldr	r2, [r4, #1028]
 661 00dc 05EB8121 		add	r1, r5, r1, lsl #10
 662              	.LVL40:
 663 00e0 2046     		mov	r0, r4
 664              	.LVL41:
 665 00e2 9847     		blx	r3
 666              	.LVL42:
 667 00e4 0028     		cmp	r0, #0
 668 00e6 B3D0     		beq	.L41
 586:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 669              		.loc 1 586 0
 670 00e8 0220     		movs	r0, #2
 671 00ea 94E7     		b	.L44
 672              	.LVL43:
 673              	.L50:
 609:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 674              		.loc 1 609 0
 675 00ec FFF7FEFF 		bl	DFU_Leave
 676              	.LVL44:
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 677              		.loc 1 613 0
 678 00f0 0020     		movs	r0, #0
 679 00f2 90E7     		b	.L44
 680              	.L54:
 681              		.align	2
 682              	.L53:
 683 00f4 FEFF3F00 		.word	4194302
 684              		.cfi_endproc
 685              	.LFE79:
 687              		.section	.text.DFU_Upload,"ax",%progbits
 688              		.align	1
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu softvfp
 694              	DFU_Upload:
 695              	.LFB89:
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 696              		.loc 1 829 0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700              	.LVL45:
 701 0000 70B5     		push	{r4, r5, r6, lr}
 702              	.LCFI7:
 703              		.cfi_def_cfa_offset 16
 704              		.cfi_offset 4, -16
 705              		.cfi_offset 5, -12
 706              		.cfi_offset 6, -8
 707              		.cfi_offset 14, -4
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 708              		.loc 1 832 0
 709 0002 D0F89042 		ldr	r4, [r0, #656]
 710              	.LVL46:
ARM GAS  /tmp/ccfbgGae.s 			page 80


 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 711              		.loc 1 838 0
 712 0006 CB88     		ldrh	r3, [r1, #6]
 713 0008 002B     		cmp	r3, #0
 714 000a 60D0     		beq	.L56
 715 000c 0546     		mov	r5, r0
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 716              		.loc 1 840 0
 717 000e 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 718 0012 022B     		cmp	r3, #2
 719 0014 01D0     		beq	.L57
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 720              		.loc 1 840 0 is_stmt 0 discriminator 1
 721 0016 092B     		cmp	r3, #9
 722 0018 51D1     		bne	.L58
 723              	.L57:
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 724              		.loc 1 843 0 is_stmt 1
 725 001a 4B88     		ldrh	r3, [r1, #2]
 726 001c C4F80034 		str	r3, [r4, #1024]
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 727              		.loc 1 844 0
 728 0020 CA88     		ldrh	r2, [r1, #6]
 729 0022 C4F80424 		str	r2, [r4, #1028]
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 730              		.loc 1 847 0
 731 0026 D3B9     		cbnz	r3, .L59
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 732              		.loc 1 850 0
 733 0028 032A     		cmp	r2, #3
 734 002a 16D8     		bhi	.L65
 735 002c 0922     		movs	r2, #9
 736              	.L60:
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 737              		.loc 1 850 0 is_stmt 0 discriminator 4
 738 002e 84F81824 		strb	r2, [r4, #1048]
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 739              		.loc 1 852 0 is_stmt 1 discriminator 4
 740 0032 0023     		movs	r3, #0
 741 0034 84F81134 		strb	r3, [r4, #1041]
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 742              		.loc 1 853 0 discriminator 4
 743 0038 84F81234 		strb	r3, [r4, #1042]
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 744              		.loc 1 854 0 discriminator 4
 745 003c 84F81334 		strb	r3, [r4, #1043]
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 746              		.loc 1 855 0 discriminator 4
 747 0040 84F81424 		strb	r2, [r4, #1044]
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 748              		.loc 1 858 0 discriminator 4
 749 0044 2370     		strb	r3, [r4]
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 750              		.loc 1 859 0 discriminator 4
 751 0046 2123     		movs	r3, #33
 752 0048 6370     		strb	r3, [r4, #1]
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  /tmp/ccfbgGae.s 			page 81


 753              		.loc 1 860 0 discriminator 4
 754 004a 4123     		movs	r3, #65
 755 004c A370     		strb	r3, [r4, #2]
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 756              		.loc 1 863 0 discriminator 4
 757 004e 0322     		movs	r2, #3
 758 0050 2146     		mov	r1, r4
 759              	.LVL47:
 760 0052 2846     		mov	r0, r5
 761              	.LVL48:
 762 0054 FFF7FEFF 		bl	USBD_CtlSendData
 763              	.LVL49:
 764 0058 70BD     		pop	{r4, r5, r6, pc}
 765              	.LVL50:
 766              	.L65:
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 767              		.loc 1 850 0
 768 005a 0222     		movs	r2, #2
 769 005c E7E7     		b	.L60
 770              	.L59:
 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 771              		.loc 1 865 0
 772 005e 012B     		cmp	r3, #1
 773 0060 1DD9     		bls	.L62
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 774              		.loc 1 867 0
 775 0062 0920     		movs	r0, #9
 776              	.LVL51:
 777 0064 84F81804 		strb	r0, [r4, #1048]
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 778              		.loc 1 869 0
 779 0068 0021     		movs	r1, #0
 780              	.LVL52:
 781 006a 84F81114 		strb	r1, [r4, #1041]
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 782              		.loc 1 870 0
 783 006e 84F81214 		strb	r1, [r4, #1042]
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 784              		.loc 1 871 0
 785 0072 84F81314 		strb	r1, [r4, #1043]
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 786              		.loc 1 872 0
 787 0076 84F81404 		strb	r0, [r4, #1044]
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 788              		.loc 1 874 0
 789 007a 1B48     		ldr	r0, .L66
 790 007c 1844     		add	r0, r0, r3
 791 007e D4F80864 		ldr	r6, [r4, #1032]
 792              	.LVL53:
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 793              		.loc 1 877 0
 794 0082 D5F89432 		ldr	r3, [r5, #660]
 795 0086 5B69     		ldr	r3, [r3, #20]
 796 0088 2146     		mov	r1, r4
 797 008a 06EB8020 		add	r0, r6, r0, lsl #10
 798              	.LVL54:
 799 008e 9847     		blx	r3
ARM GAS  /tmp/ccfbgGae.s 			page 82


 800              	.LVL55:
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 801              		.loc 1 880 0
 802 0090 B4F80424 		ldrh	r2, [r4, #1028]
 803 0094 0146     		mov	r1, r0
 804 0096 2846     		mov	r0, r5
 805              	.LVL56:
 806 0098 FFF7FEFF 		bl	USBD_CtlSendData
 807              	.LVL57:
 808 009c 70BD     		pop	{r4, r5, r6, pc}
 809              	.LVL58:
 810              	.L62:
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 811              		.loc 1 884 0
 812 009e 0F22     		movs	r2, #15
 813 00a0 84F81824 		strb	r2, [r4, #1048]
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 814              		.loc 1 886 0
 815 00a4 0023     		movs	r3, #0
 816 00a6 84F81134 		strb	r3, [r4, #1041]
 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 817              		.loc 1 887 0
 818 00aa 84F81234 		strb	r3, [r4, #1042]
 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 819              		.loc 1 888 0
 820 00ae 84F81334 		strb	r3, [r4, #1043]
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 821              		.loc 1 889 0
 822 00b2 84F81424 		strb	r2, [r4, #1044]
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 823              		.loc 1 892 0
 824 00b6 2846     		mov	r0, r5
 825              	.LVL59:
 826 00b8 FFF7FEFF 		bl	USBD_CtlError
 827              	.LVL60:
 828 00bc 70BD     		pop	{r4, r5, r6, pc}
 829              	.LVL61:
 830              	.L58:
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0U;
 831              		.loc 1 898 0
 832 00be 0023     		movs	r3, #0
 833 00c0 C4F80434 		str	r3, [r4, #1028]
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 834              		.loc 1 899 0
 835 00c4 C4F80034 		str	r3, [r4, #1024]
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 836              		.loc 1 901 0
 837 00c8 FFF7FEFF 		bl	USBD_CtlError
 838              	.LVL62:
 839 00cc 70BD     		pop	{r4, r5, r6, pc}
 840              	.LVL63:
 841              	.L56:
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 842              		.loc 1 907 0
 843 00ce 0222     		movs	r2, #2
 844 00d0 84F81824 		strb	r2, [r4, #1048]
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
ARM GAS  /tmp/ccfbgGae.s 			page 83


 845              		.loc 1 909 0
 846 00d4 0023     		movs	r3, #0
 847 00d6 84F81134 		strb	r3, [r4, #1041]
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 848              		.loc 1 910 0
 849 00da 84F81234 		strb	r3, [r4, #1042]
 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 850              		.loc 1 911 0
 851 00de 84F81334 		strb	r3, [r4, #1043]
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 852              		.loc 1 912 0
 853 00e2 84F81424 		strb	r2, [r4, #1044]
 854 00e6 70BD     		pop	{r4, r5, r6, pc}
 855              	.LVL64:
 856              	.L67:
 857              		.align	2
 858              	.L66:
 859 00e8 FEFF3F00 		.word	4194302
 860              		.cfi_endproc
 861              	.LFE89:
 863              		.section	.text.DFU_GetStatus,"ax",%progbits
 864              		.align	1
 865              		.syntax unified
 866              		.thumb
 867              		.thumb_func
 868              		.fpu softvfp
 870              	DFU_GetStatus:
 871              	.LFB90:
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 872              		.loc 1 923 0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 0
 875              		@ frame_needed = 0, uses_anonymous_args = 0
 876              	.LVL65:
 877 0000 38B5     		push	{r3, r4, r5, lr}
 878              	.LCFI8:
 879              		.cfi_def_cfa_offset 16
 880              		.cfi_offset 3, -16
 881              		.cfi_offset 4, -12
 882              		.cfi_offset 5, -8
 883              		.cfi_offset 14, -4
 884 0002 0546     		mov	r5, r0
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 885              		.loc 1 926 0
 886 0004 D0F89042 		ldr	r4, [r0, #656]
 887              	.LVL66:
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 888              		.loc 1 928 0
 889 0008 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 890 000c 032B     		cmp	r3, #3
 891 000e 08D0     		beq	.L70
 892 0010 062B     		cmp	r3, #6
 893 0012 3CD0     		beq	.L71
 894              	.LVL67:
 895              	.L69:
 990:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 896              		.loc 1 990 0
ARM GAS  /tmp/ccfbgGae.s 			page 84


 897 0014 0622     		movs	r2, #6
 898 0016 04F58261 		add	r1, r4, #1040
 899 001a 2846     		mov	r0, r5
 900 001c FFF7FEFF 		bl	USBD_CtlSendData
 901              	.LVL68:
 902 0020 38BD     		pop	{r3, r4, r5, pc}
 903              	.LVL69:
 904              	.L70:
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 905              		.loc 1 931 0
 906 0022 D4F80434 		ldr	r3, [r4, #1028]
 907 0026 2BB3     		cbz	r3, .L72
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 908              		.loc 1 933 0
 909 0028 0422     		movs	r2, #4
 910 002a 84F81824 		strb	r2, [r4, #1048]
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 911              		.loc 1 935 0
 912 002e 0023     		movs	r3, #0
 913 0030 84F81134 		strb	r3, [r4, #1041]
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 914              		.loc 1 936 0
 915 0034 84F81234 		strb	r3, [r4, #1042]
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 916              		.loc 1 937 0
 917 0038 84F81334 		strb	r3, [r4, #1043]
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 918              		.loc 1 938 0
 919 003c 84F81424 		strb	r2, [r4, #1044]
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 920              		.loc 1 940 0
 921 0040 D4F80034 		ldr	r3, [r4, #1024]
 922 0044 13B9     		cbnz	r3, .L73
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 923              		.loc 1 940 0 is_stmt 0 discriminator 1
 924 0046 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 925 0048 412B     		cmp	r3, #65
 926 004a 09D0     		beq	.L76
 927              	.L73:
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 928              		.loc 1 946 0 is_stmt 1
 929 004c D5F89432 		ldr	r3, [r5, #660]
 930 0050 9B69     		ldr	r3, [r3, #24]
 931 0052 04F58262 		add	r2, r4, #1040
 932 0056 0121     		movs	r1, #1
 933 0058 D4F80804 		ldr	r0, [r4, #1032]
 934              	.LVL70:
 935 005c 9847     		blx	r3
 936              	.LVL71:
 937 005e D9E7     		b	.L69
 938              	.LVL72:
 939              	.L76:
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 940              		.loc 1 942 0
 941 0060 D0F89432 		ldr	r3, [r0, #660]
 942 0064 9B69     		ldr	r3, [r3, #24]
 943 0066 04F58262 		add	r2, r4, #1040
ARM GAS  /tmp/ccfbgGae.s 			page 85


 944 006a 0021     		movs	r1, #0
 945 006c D4F80804 		ldr	r0, [r4, #1032]
 946              	.LVL73:
 947 0070 9847     		blx	r3
 948              	.LVL74:
 949 0072 CFE7     		b	.L69
 950              	.LVL75:
 951              	.L72:
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 952              		.loc 1 951 0
 953 0074 0522     		movs	r2, #5
 954 0076 84F81824 		strb	r2, [r4, #1048]
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 955              		.loc 1 953 0
 956 007a 0023     		movs	r3, #0
 957 007c 84F81134 		strb	r3, [r4, #1041]
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 958              		.loc 1 954 0
 959 0080 84F81234 		strb	r3, [r4, #1042]
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 960              		.loc 1 955 0
 961 0084 84F81334 		strb	r3, [r4, #1043]
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 962              		.loc 1 956 0
 963 0088 84F81424 		strb	r2, [r4, #1044]
 964 008c C2E7     		b	.L69
 965              	.L71:
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 966              		.loc 1 961 0
 967 008e 94F81934 		ldrb	r3, [r4, #1049]	@ zero_extendqisi2
 968 0092 012B     		cmp	r3, #1
 969 0094 13D0     		beq	.L77
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****          ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 970              		.loc 1 972 0
 971 0096 002B     		cmp	r3, #0
 972 0098 BCD1     		bne	.L69
 973:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 973              		.loc 1 973 0 discriminator 1
 974 009a 104B     		ldr	r3, .L78
 975 009c 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****          ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 976              		.loc 1 972 0 discriminator 1
 977 009e 13F0040F 		tst	r3, #4
 978 00a2 B7D0     		beq	.L69
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 979              		.loc 1 975 0
 980 00a4 0222     		movs	r2, #2
 981 00a6 84F81824 		strb	r2, [r4, #1048]
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 982              		.loc 1 977 0
 983 00aa 0023     		movs	r3, #0
 984 00ac 84F81134 		strb	r3, [r4, #1041]
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 985              		.loc 1 978 0
 986 00b0 84F81234 		strb	r3, [r4, #1042]
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 987              		.loc 1 979 0
ARM GAS  /tmp/ccfbgGae.s 			page 86


 988 00b4 84F81334 		strb	r3, [r4, #1043]
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 989              		.loc 1 980 0
 990 00b8 84F81424 		strb	r2, [r4, #1044]
 991 00bc AAE7     		b	.L69
 992              	.L77:
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 993              		.loc 1 963 0
 994 00be 0723     		movs	r3, #7
 995 00c0 84F81834 		strb	r3, [r4, #1048]
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 996              		.loc 1 965 0
 997 00c4 0122     		movs	r2, #1
 998 00c6 84F81124 		strb	r2, [r4, #1041]
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 999              		.loc 1 966 0
 1000 00ca 0022     		movs	r2, #0
 1001 00cc 84F81224 		strb	r2, [r4, #1042]
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1002              		.loc 1 967 0
 1003 00d0 84F81324 		strb	r2, [r4, #1043]
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1004              		.loc 1 968 0
 1005 00d4 84F81434 		strb	r3, [r4, #1044]
 1006 00d8 9CE7     		b	.L69
 1007              	.L79:
 1008 00da 00BF     		.align	2
 1009              	.L78:
 1010 00dc 00000000 		.word	.LANCHOR0
 1011              		.cfi_endproc
 1012              	.LFE90:
 1014              		.section	.text.DFU_GetState,"ax",%progbits
 1015              		.align	1
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1019              		.fpu softvfp
 1021              	DFU_GetState:
 1022              	.LFB92:
1034:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1023              		.loc 1 1034 0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              	.LVL76:
 1028 0000 08B5     		push	{r3, lr}
 1029              	.LCFI9:
 1030              		.cfi_def_cfa_offset 8
 1031              		.cfi_offset 3, -8
 1032              		.cfi_offset 14, -4
1037:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1033              		.loc 1 1037 0
 1034 0002 D0F89012 		ldr	r1, [r0, #656]
 1035              	.LVL77:
1040:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1036              		.loc 1 1040 0
 1037 0006 0122     		movs	r2, #1
ARM GAS  /tmp/ccfbgGae.s 			page 87


 1038 0008 01F58361 		add	r1, r1, #1048
 1039              	.LVL78:
 1040 000c FFF7FEFF 		bl	USBD_CtlSendData
 1041              	.LVL79:
 1042 0010 08BD     		pop	{r3, pc}
 1043              		.cfi_endproc
 1044              	.LFE92:
 1046              		.section	.text.DFU_Download,"ax",%progbits
 1047              		.align	1
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu softvfp
 1053              	DFU_Download:
 1054              	.LFB88:
 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1055              		.loc 1 771 0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              	.LVL80:
 1060 0000 08B5     		push	{r3, lr}
 1061              	.LCFI10:
 1062              		.cfi_def_cfa_offset 8
 1063              		.cfi_offset 3, -8
 1064              		.cfi_offset 14, -4
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1065              		.loc 1 774 0
 1066 0002 D0F89032 		ldr	r3, [r0, #656]
 1067              	.LVL81:
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1068              		.loc 1 777 0
 1069 0006 CA88     		ldrh	r2, [r1, #6]
 1070 0008 BAB1     		cbz	r2, .L83
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1071              		.loc 1 779 0
 1072 000a 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 1073 000e 022A     		cmp	r2, #2
 1074 0010 04D0     		beq	.L84
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1075              		.loc 1 779 0 is_stmt 0 discriminator 1
 1076 0012 052A     		cmp	r2, #5
 1077 0014 02D0     		beq	.L84
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1078              		.loc 1 797 0 is_stmt 1
 1079 0016 FFF7FEFF 		bl	USBD_CtlError
 1080              	.LVL82:
 1081 001a 08BD     		pop	{r3, pc}
 1082              	.LVL83:
 1083              	.L84:
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 1084              		.loc 1 782 0
 1085 001c 4A88     		ldrh	r2, [r1, #2]
 1086 001e C3F80024 		str	r2, [r3, #1024]
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1087              		.loc 1 783 0
 1088 0022 CA88     		ldrh	r2, [r1, #6]
ARM GAS  /tmp/ccfbgGae.s 			page 88


 1089 0024 C3F80424 		str	r2, [r3, #1028]
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1090              		.loc 1 786 0
 1091 0028 0321     		movs	r1, #3
 1092              	.LVL84:
 1093 002a 83F81814 		strb	r1, [r3, #1048]
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1094              		.loc 1 787 0
 1095 002e 83F81414 		strb	r1, [r3, #1044]
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                          (uint16_t)hdfu->wlength);
 1096              		.loc 1 790 0
 1097 0032 1946     		mov	r1, r3
 1098 0034 FFF7FEFF 		bl	USBD_CtlPrepareRx
 1099              	.LVL85:
 1100 0038 08BD     		pop	{r3, pc}
 1101              	.LVL86:
 1102              	.L83:
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1103              		.loc 1 804 0
 1104 003a 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 1105 003e 052A     		cmp	r2, #5
 1106 0040 04D0     		beq	.L87
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1107              		.loc 1 804 0 is_stmt 0 discriminator 1
 1108 0042 022A     		cmp	r2, #2
 1109 0044 02D0     		beq	.L87
 816:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1110              		.loc 1 816 0 is_stmt 1
 1111 0046 FFF7FEFF 		bl	USBD_CtlError
 1112              	.LVL87:
 1113 004a 08BD     		pop	{r3, pc}
 1114              	.LVL88:
 1115              	.L87:
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 1116              		.loc 1 806 0
 1117 004c 0122     		movs	r2, #1
 1118 004e 83F81924 		strb	r2, [r3, #1049]
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 1119              		.loc 1 807 0
 1120 0052 0621     		movs	r1, #6
 1121              	.LVL89:
 1122 0054 83F81814 		strb	r1, [r3, #1048]
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 1123              		.loc 1 808 0
 1124 0058 0022     		movs	r2, #0
 1125 005a 83F81124 		strb	r2, [r3, #1041]
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 1126              		.loc 1 809 0
 1127 005e 83F81224 		strb	r2, [r3, #1042]
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1128              		.loc 1 810 0
 1129 0062 83F81324 		strb	r2, [r3, #1043]
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1130              		.loc 1 811 0
 1131 0066 83F81414 		strb	r1, [r3, #1044]
 1132 006a 08BD     		pop	{r3, pc}
 1133              		.cfi_endproc
ARM GAS  /tmp/ccfbgGae.s 			page 89


 1134              	.LFE88:
 1136              		.section	.text.DFU_Detach,"ax",%progbits
 1137              		.align	1
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1141              		.fpu softvfp
 1143              	DFU_Detach:
 1144              	.LFB87:
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****  USBD_DFU_HandleTypeDef   *hdfu;
 1145              		.loc 1 728 0
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 1149              	.LVL90:
 1150 0000 10B5     		push	{r4, lr}
 1151              	.LCFI11:
 1152              		.cfi_def_cfa_offset 8
 1153              		.cfi_offset 4, -8
 1154              		.cfi_offset 14, -4
 1155 0002 0446     		mov	r4, r0
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1156              		.loc 1 731 0
 1157 0004 D0F89032 		ldr	r3, [r0, #656]
 1158              	.LVL91:
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1159              		.loc 1 733 0
 1160 0008 93F81804 		ldrb	r0, [r3, #1048]	@ zero_extendqisi2
 1161              	.LVL92:
 1162 000c 821E     		subs	r2, r0, #2
 1163 000e D2B2     		uxtb	r2, r2
 1164 0010 012A     		cmp	r2, #1
 1165 0012 05D9     		bls	.L91
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 1166              		.loc 1 734 0
 1167 0014 0528     		cmp	r0, #5
 1168 0016 03D0     		beq	.L91
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE )
 1169              		.loc 1 734 0 is_stmt 0 discriminator 1
 1170 0018 0628     		cmp	r0, #6
 1171 001a 01D0     		beq	.L91
 735:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1172              		.loc 1 735 0 is_stmt 1
 1173 001c 0928     		cmp	r0, #9
 1174 001e 13D1     		bne	.L92
 1175              	.L91:
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 1176              		.loc 1 738 0
 1177 0020 0220     		movs	r0, #2
 1178 0022 83F81804 		strb	r0, [r3, #1048]
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1179              		.loc 1 739 0
 1180 0026 0022     		movs	r2, #0
 1181 0028 83F81024 		strb	r2, [r3, #1040]
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1182              		.loc 1 740 0
 1183 002c 83F81124 		strb	r2, [r3, #1041]
ARM GAS  /tmp/ccfbgGae.s 			page 90


 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 1184              		.loc 1 741 0
 1185 0030 83F81224 		strb	r2, [r3, #1042]
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1186              		.loc 1 742 0
 1187 0034 83F81324 		strb	r2, [r3, #1043]
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 1188              		.loc 1 743 0
 1189 0038 83F81404 		strb	r0, [r3, #1044]
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1190              		.loc 1 744 0
 1191 003c 83F81524 		strb	r2, [r3, #1045]
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 1192              		.loc 1 745 0
 1193 0040 C3F80024 		str	r2, [r3, #1024]
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1194              		.loc 1 746 0
 1195 0044 C3F80424 		str	r2, [r3, #1028]
 1196              	.L92:
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1197              		.loc 1 750 0
 1198 0048 074B     		ldr	r3, .L97
 1199              	.LVL93:
 1200 004a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 1201 004c 13F0100F 		tst	r3, #16
 1202 0050 03D1     		bne	.L96
 759:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1203              		.loc 1 759 0
 1204 0052 4888     		ldrh	r0, [r1, #2]
 1205 0054 FFF7FEFF 		bl	HAL_Delay
 1206              	.LVL94:
 1207 0058 10BD     		pop	{r4, pc}
 1208              	.LVL95:
 1209              	.L96:
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start (pdev);
 1210              		.loc 1 753 0
 1211 005a 2046     		mov	r0, r4
 1212 005c FFF7FEFF 		bl	USBD_Stop
 1213              	.LVL96:
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1214              		.loc 1 754 0
 1215 0060 2046     		mov	r0, r4
 1216 0062 FFF7FEFF 		bl	USBD_Start
 1217              	.LVL97:
 1218 0066 10BD     		pop	{r4, pc}
 1219              	.LVL98:
 1220              	.L98:
 1221              		.align	2
 1222              	.L97:
 1223 0068 00000000 		.word	.LANCHOR0
 1224              		.cfi_endproc
 1225              	.LFE87:
 1227              		.section	.text.USBD_DFU_Setup,"ax",%progbits
 1228              		.align	1
 1229              		.syntax unified
 1230              		.thumb
 1231              		.thumb_func
ARM GAS  /tmp/ccfbgGae.s 			page 91


 1232              		.fpu softvfp
 1234              	USBD_DFU_Setup:
 1235              	.LFB75:
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1236              		.loc 1 359 0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 8
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              	.LVL99:
 1241 0000 10B5     		push	{r4, lr}
 1242              	.LCFI12:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 4, -8
 1245              		.cfi_offset 14, -4
 1246 0002 82B0     		sub	sp, sp, #8
 1247              	.LCFI13:
 1248              		.cfi_def_cfa_offset 16
 1249              	.LVL100:
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 1250              		.loc 1 363 0
 1251 0004 0023     		movs	r3, #0
 1252 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 1253              	.LVL101:
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1254              		.loc 1 366 0
 1255 000a D0F89042 		ldr	r4, [r0, #656]
 1256              	.LVL102:
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1257              		.loc 1 368 0
 1258 000e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1259 0010 13F06003 		ands	r3, r3, #96
 1260 0014 2AD0     		beq	.L101
 1261 0016 202B     		cmp	r3, #32
 1262 0018 77D1     		bne	.L125
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1263              		.loc 1 371 0
 1264 001a 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1265 001c 062B     		cmp	r3, #6
 1266 001e 21D8     		bhi	.L103
 1267 0020 DFE803F0 		tbb	[pc, r3]
 1268              	.L105:
 1269 0024 1C       		.byte	(.L104-.L105)/2
 1270 0025 04       		.byte	(.L106-.L105)/2
 1271 0026 08       		.byte	(.L107-.L105)/2
 1272 0027 0C       		.byte	(.L108-.L105)/2
 1273 0028 10       		.byte	(.L109-.L105)/2
 1274 0029 14       		.byte	(.L110-.L105)/2
 1275 002a 18       		.byte	(.L111-.L105)/2
 1276 002b 00       		.p2align 1
 1277              	.L106:
 374:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1278              		.loc 1 374 0
 1279 002c FFF7FEFF 		bl	DFU_Download
 1280              	.LVL103:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1281              		.loc 1 364 0
 1282 0030 0020     		movs	r0, #0
ARM GAS  /tmp/ccfbgGae.s 			page 92


 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1283              		.loc 1 375 0
 1284 0032 6DE0     		b	.L112
 1285              	.LVL104:
 1286              	.L107:
 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1287              		.loc 1 378 0
 1288 0034 FFF7FEFF 		bl	DFU_Upload
 1289              	.LVL105:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1290              		.loc 1 364 0
 1291 0038 0020     		movs	r0, #0
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1292              		.loc 1 379 0
 1293 003a 69E0     		b	.L112
 1294              	.LVL106:
 1295              	.L108:
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1296              		.loc 1 382 0
 1297 003c FFF7FEFF 		bl	DFU_GetStatus
 1298              	.LVL107:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1299              		.loc 1 364 0
 1300 0040 0020     		movs	r0, #0
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1301              		.loc 1 383 0
 1302 0042 65E0     		b	.L112
 1303              	.LVL108:
 1304              	.L109:
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1305              		.loc 1 386 0
 1306 0044 FFF7FEFF 		bl	DFU_ClearStatus
 1307              	.LVL109:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1308              		.loc 1 364 0
 1309 0048 0020     		movs	r0, #0
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1310              		.loc 1 387 0
 1311 004a 61E0     		b	.L112
 1312              	.LVL110:
 1313              	.L110:
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1314              		.loc 1 390 0
 1315 004c FFF7FEFF 		bl	DFU_GetState
 1316              	.LVL111:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1317              		.loc 1 364 0
 1318 0050 0020     		movs	r0, #0
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1319              		.loc 1 391 0
 1320 0052 5DE0     		b	.L112
 1321              	.LVL112:
 1322              	.L111:
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1323              		.loc 1 394 0
 1324 0054 FFF7FEFF 		bl	DFU_Abort
 1325              	.LVL113:
ARM GAS  /tmp/ccfbgGae.s 			page 93


 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1326              		.loc 1 364 0
 1327 0058 0020     		movs	r0, #0
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1328              		.loc 1 395 0
 1329 005a 59E0     		b	.L112
 1330              	.LVL114:
 1331              	.L104:
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1332              		.loc 1 398 0
 1333 005c FFF7FEFF 		bl	DFU_Detach
 1334              	.LVL115:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1335              		.loc 1 364 0
 1336 0060 0020     		movs	r0, #0
 399:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1337              		.loc 1 399 0
 1338 0062 55E0     		b	.L112
 1339              	.LVL116:
 1340              	.L103:
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 1341              		.loc 1 402 0
 1342 0064 FFF7FEFF 		bl	USBD_CtlError
 1343              	.LVL117:
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1344              		.loc 1 403 0
 1345 0068 0220     		movs	r0, #2
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1346              		.loc 1 404 0
 1347 006a 51E0     		b	.L112
 1348              	.LVL118:
 1349              	.L101:
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1350              		.loc 1 409 0
 1351 006c 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1352 006e 0B2B     		cmp	r3, #11
 1353 0070 47D8     		bhi	.L113
 1354 0072 DFE803F0 		tbb	[pc, r3]
 1355              	.L115:
 1356 0076 06       		.byte	(.L114-.L115)/2
 1357 0077 46       		.byte	(.L113-.L115)/2
 1358 0078 46       		.byte	(.L113-.L115)/2
 1359 0079 46       		.byte	(.L113-.L115)/2
 1360 007a 46       		.byte	(.L113-.L115)/2
 1361 007b 46       		.byte	(.L113-.L115)/2
 1362 007c 15       		.byte	(.L116-.L115)/2
 1363 007d 46       		.byte	(.L113-.L115)/2
 1364 007e 46       		.byte	(.L113-.L115)/2
 1365 007f 46       		.byte	(.L113-.L115)/2
 1366 0080 25       		.byte	(.L117-.L115)/2
 1367 0081 34       		.byte	(.L118-.L115)/2
 1368              		.p2align 1
 1369              	.L114:
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1370              		.loc 1 412 0
 1371 0082 90F87432 		ldrb	r3, [r0, #628]	@ zero_extendqisi2
 1372 0086 032B     		cmp	r3, #3
ARM GAS  /tmp/ccfbgGae.s 			page 94


 1373 0088 03D0     		beq	.L127
 418:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 			  ret = USBD_FAIL;
 1374              		.loc 1 418 0
 1375 008a FFF7FEFF 		bl	USBD_CtlError
 1376              	.LVL119:
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1377              		.loc 1 419 0
 1378 008e 0220     		movs	r0, #2
 1379 0090 3EE0     		b	.L112
 1380              	.LVL120:
 1381              	.L127:
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1382              		.loc 1 414 0
 1383 0092 0222     		movs	r2, #2
 1384 0094 0DF10601 		add	r1, sp, #6
 1385              	.LVL121:
 1386 0098 FFF7FEFF 		bl	USBD_CtlSendData
 1387              	.LVL122:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1388              		.loc 1 364 0
 1389 009c 0020     		movs	r0, #0
 1390 009e 37E0     		b	.L112
 1391              	.LVL123:
 1392              	.L116:
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1393              		.loc 1 424 0
 1394 00a0 4B88     		ldrh	r3, [r1, #2]
 1395 00a2 1B0A     		lsrs	r3, r3, #8
 1396 00a4 212B     		cmp	r3, #33
 1397 00a6 05D0     		beq	.L128
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t status_info = 0U;
 1398              		.loc 1 362 0
 1399 00a8 0022     		movs	r2, #0
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0U;
 1400              		.loc 1 361 0
 1401 00aa 1146     		mov	r1, r2
 1402              	.LVL124:
 1403              	.L120:
 430:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1404              		.loc 1 430 0
 1405 00ac FFF7FEFF 		bl	USBD_CtlSendData
 1406              	.LVL125:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1407              		.loc 1 364 0
 1408 00b0 0020     		movs	r0, #0
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1409              		.loc 1 431 0
 1410 00b2 2DE0     		b	.L112
 1411              	.LVL126:
 1412              	.L128:
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1413              		.loc 1 427 0
 1414 00b4 CA88     		ldrh	r2, [r1, #6]
 1415 00b6 092A     		cmp	r2, #9
 1416 00b8 28BF     		it	cs
 1417 00ba 0922     		movcs	r2, #9
 1418              	.LVL127:
ARM GAS  /tmp/ccfbgGae.s 			page 95


 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         len = MIN(USB_DFU_DESC_SIZ , req->wLength);
 1419              		.loc 1 426 0
 1420 00bc 1549     		ldr	r1, .L131
 1421              	.LVL128:
 1422 00be F5E7     		b	.L120
 1423              	.LVL129:
 1424              	.L117:
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1425              		.loc 1 434 0
 1426 00c0 90F87432 		ldrb	r3, [r0, #628]	@ zero_extendqisi2
 1427 00c4 032B     		cmp	r3, #3
 1428 00c6 03D0     		beq	.L129
 440:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 			  ret = USBD_FAIL;
 1429              		.loc 1 440 0
 1430 00c8 FFF7FEFF 		bl	USBD_CtlError
 1431              	.LVL130:
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1432              		.loc 1 441 0
 1433 00cc 0220     		movs	r0, #2
 1434 00ce 1FE0     		b	.L112
 1435              	.LVL131:
 1436              	.L129:
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1437              		.loc 1 436 0
 1438 00d0 0122     		movs	r2, #1
 1439 00d2 04F20C41 		addw	r1, r4, #1036
 1440              	.LVL132:
 1441 00d6 FFF7FEFF 		bl	USBD_CtlSendData
 1442              	.LVL133:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1443              		.loc 1 364 0
 1444 00da 0020     		movs	r0, #0
 1445 00dc 18E0     		b	.L112
 1446              	.LVL134:
 1447              	.L118:
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1448              		.loc 1 446 0
 1449 00de 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 1450 00e0 5BB9     		cbnz	r3, .L122
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1451              		.loc 1 448 0
 1452 00e2 90F87422 		ldrb	r2, [r0, #628]	@ zero_extendqisi2
 1453 00e6 032A     		cmp	r2, #3
 1454 00e8 03D0     		beq	.L130
 454:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 1455              		.loc 1 454 0
 1456 00ea FFF7FEFF 		bl	USBD_CtlError
 1457              	.LVL135:
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1458              		.loc 1 455 0
 1459 00ee 0220     		movs	r0, #2
 1460 00f0 0EE0     		b	.L112
 1461              	.LVL136:
 1462              	.L130:
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1463              		.loc 1 450 0
 1464 00f2 C4F80C34 		str	r3, [r4, #1036]
ARM GAS  /tmp/ccfbgGae.s 			page 96


 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1465              		.loc 1 364 0
 1466 00f6 0020     		movs	r0, #0
 1467              	.LVL137:
 1468 00f8 0AE0     		b	.L112
 1469              	.LVL138:
 1470              	.L122:
 461:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         ret = USBD_FAIL;
 1471              		.loc 1 461 0
 1472 00fa FFF7FEFF 		bl	USBD_CtlError
 1473              	.LVL139:
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1474              		.loc 1 462 0
 1475 00fe 0220     		movs	r0, #2
 1476 0100 06E0     		b	.L112
 1477              	.LVL140:
 1478              	.L113:
 467:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 1479              		.loc 1 467 0
 1480 0102 FFF7FEFF 		bl	USBD_CtlError
 1481              	.LVL141:
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1482              		.loc 1 468 0
 1483 0106 0220     		movs	r0, #2
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1484              		.loc 1 469 0
 1485 0108 02E0     		b	.L112
 1486              	.LVL142:
 1487              	.L125:
 474:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ret = USBD_FAIL;
 1488              		.loc 1 474 0
 1489 010a FFF7FEFF 		bl	USBD_CtlError
 1490              	.LVL143:
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     break;
 1491              		.loc 1 475 0
 1492 010e 0220     		movs	r0, #2
 1493              	.LVL144:
 1494              	.L112:
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1495              		.loc 1 480 0
 1496 0110 02B0     		add	sp, sp, #8
 1497              	.LCFI14:
 1498              		.cfi_def_cfa_offset 8
 1499              		@ sp needed
 1500 0112 10BD     		pop	{r4, pc}
 1501              	.LVL145:
 1502              	.L132:
 1503              		.align	2
 1504              	.L131:
 1505 0114 12000000 		.word	.LANCHOR0+18
 1506              		.cfi_endproc
 1507              	.LFE75:
 1509              		.section	.text.USBD_DFU_DeInit,"ax",%progbits
 1510              		.align	1
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
ARM GAS  /tmp/ccfbgGae.s 			page 97


 1514              		.fpu softvfp
 1516              	USBD_DFU_DeInit:
 1517              	.LFB74:
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1518              		.loc 1 327 0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522              	.LVL146:
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1523              		.loc 1 329 0
 1524 0000 D0F89032 		ldr	r3, [r0, #656]
 1525              	.LVL147:
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0U;
 1526              		.loc 1 331 0
 1527 0004 0022     		movs	r2, #0
 1528 0006 C3F80024 		str	r2, [r3, #1024]
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1529              		.loc 1 332 0
 1530 000a C3F80424 		str	r2, [r3, #1028]
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 1531              		.loc 1 334 0
 1532 000e 0221     		movs	r1, #2
 1533              	.LVL148:
 1534 0010 83F81814 		strb	r1, [r3, #1048]
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 1535              		.loc 1 335 0
 1536 0014 83F81024 		strb	r2, [r3, #1040]
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1537              		.loc 1 336 0
 1538 0018 83F81414 		strb	r1, [r3, #1044]
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1539              		.loc 1 339 0
 1540 001c D0F89032 		ldr	r3, [r0, #656]
 1541              	.LVL149:
 1542 0020 73B1     		cbz	r3, .L136
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1543              		.loc 1 327 0
 1544 0022 10B5     		push	{r4, lr}
 1545              	.LCFI15:
 1546              		.cfi_def_cfa_offset 8
 1547              		.cfi_offset 4, -8
 1548              		.cfi_offset 14, -4
 1549 0024 0446     		mov	r4, r0
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1550              		.loc 1 342 0
 1551 0026 D0F89432 		ldr	r3, [r0, #660]
 1552 002a 9B68     		ldr	r3, [r3, #8]
 1553 002c 9847     		blx	r3
 1554              	.LVL150:
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 1555              		.loc 1 343 0
 1556 002e D4F89002 		ldr	r0, [r4, #656]
 1557 0032 FFF7FEFF 		bl	USBD_static_free
 1558              	.LVL151:
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1559              		.loc 1 344 0
ARM GAS  /tmp/ccfbgGae.s 			page 98


 1560 0036 0023     		movs	r3, #0
 1561 0038 C4F89032 		str	r3, [r4, #656]
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1562              		.loc 1 348 0
 1563 003c 0020     		movs	r0, #0
 1564 003e 10BD     		pop	{r4, pc}
 1565              	.LVL152:
 1566              	.L136:
 1567              	.LCFI16:
 1568              		.cfi_def_cfa_offset 0
 1569              		.cfi_restore 4
 1570              		.cfi_restore 14
 1571 0040 0020     		movs	r0, #0
 1572              	.LVL153:
 1573 0042 7047     		bx	lr
 1574              		.cfi_endproc
 1575              	.LFE74:
 1577              		.section	.text.USBD_DFU_Init,"ax",%progbits
 1578              		.align	1
 1579              		.syntax unified
 1580              		.thumb
 1581              		.thumb_func
 1582              		.fpu softvfp
 1584              	USBD_DFU_Init:
 1585              	.LFB73:
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1586              		.loc 1 280 0
 1587              		.cfi_startproc
 1588              		@ args = 0, pretend = 0, frame = 0
 1589              		@ frame_needed = 0, uses_anonymous_args = 0
 1590              	.LVL154:
 1591 0000 10B5     		push	{r4, lr}
 1592              	.LCFI17:
 1593              		.cfi_def_cfa_offset 8
 1594              		.cfi_offset 4, -8
 1595              		.cfi_offset 14, -4
 1596 0002 0446     		mov	r4, r0
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1597              		.loc 1 284 0
 1598 0004 40F21C40 		movw	r0, #1052
 1599              	.LVL155:
 1600 0008 FFF7FEFF 		bl	USBD_static_malloc
 1601              	.LVL156:
 1602 000c C4F89002 		str	r0, [r4, #656]
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1603              		.loc 1 286 0
 1604 0010 10B3     		cbz	r0, .L141
 1605              	.LVL157:
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 1606              		.loc 1 294 0
 1607 0012 0023     		movs	r3, #0
 1608 0014 C0F80C34 		str	r3, [r0, #1036]
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1609              		.loc 1 295 0
 1610 0018 4FF00062 		mov	r2, #134217728
 1611 001c C0F80824 		str	r2, [r0, #1032]
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
ARM GAS  /tmp/ccfbgGae.s 			page 99


 1612              		.loc 1 296 0
 1613 0020 C0F80034 		str	r3, [r0, #1024]
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1614              		.loc 1 297 0
 1615 0024 C0F80434 		str	r3, [r0, #1028]
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 1616              		.loc 1 299 0
 1617 0028 80F81934 		strb	r3, [r0, #1049]
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1618              		.loc 1 300 0
 1619 002c 0222     		movs	r2, #2
 1620 002e 80F81824 		strb	r2, [r0, #1048]
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1621              		.loc 1 302 0
 1622 0032 80F81034 		strb	r3, [r0, #1040]
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1623              		.loc 1 303 0
 1624 0036 80F81134 		strb	r3, [r0, #1041]
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 1625              		.loc 1 304 0
 1626 003a 80F81234 		strb	r3, [r0, #1042]
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;
 1627              		.loc 1 305 0
 1628 003e 80F81334 		strb	r3, [r0, #1043]
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;
 1629              		.loc 1 306 0
 1630 0042 80F81424 		strb	r2, [r0, #1044]
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1631              		.loc 1 307 0
 1632 0046 80F81534 		strb	r3, [r0, #1045]
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1633              		.loc 1 310 0
 1634 004a D4F89432 		ldr	r3, [r4, #660]
 1635 004e 5B68     		ldr	r3, [r3, #4]
 1636 0050 9847     		blx	r3
 1637              	.LVL158:
 1638 0052 18B1     		cbz	r0, .L142
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1639              		.loc 1 312 0
 1640 0054 0220     		movs	r0, #2
 1641 0056 10BD     		pop	{r4, pc}
 1642              	.LVL159:
 1643              	.L141:
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1644              		.loc 1 288 0
 1645 0058 0220     		movs	r0, #2
 1646 005a 10BD     		pop	{r4, pc}
 1647              	.LVL160:
 1648              	.L142:
 315:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1649              		.loc 1 315 0
 1650 005c 0020     		movs	r0, #0
 316:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1651              		.loc 1 316 0
 1652 005e 10BD     		pop	{r4, pc}
 1653              		.cfi_endproc
 1654              	.LFE73:
ARM GAS  /tmp/ccfbgGae.s 			page 100


 1656              		.section	.text.USBD_DFU_RegisterMedia,"ax",%progbits
 1657              		.align	1
 1658              		.global	USBD_DFU_RegisterMedia
 1659              		.syntax unified
 1660              		.thumb
 1661              		.thumb_func
 1662              		.fpu softvfp
 1664              	USBD_DFU_RegisterMedia:
 1665              	.LFB86:
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if(fops != NULL)
 1666              		.loc 1 709 0
 1667              		.cfi_startproc
 1668              		@ args = 0, pretend = 0, frame = 0
 1669              		@ frame_needed = 0, uses_anonymous_args = 0
 1670              		@ link register save eliminated.
 1671              	.LVL161:
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1672              		.loc 1 710 0
 1673 0000 09B1     		cbz	r1, .L145
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1674              		.loc 1 712 0
 1675 0002 C0F89412 		str	r1, [r0, #660]
 1676              	.L145:
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1677              		.loc 1 715 0
 1678 0006 0020     		movs	r0, #0
 1679              	.LVL162:
 1680 0008 7047     		bx	lr
 1681              		.cfi_endproc
 1682              	.LFE86:
 1684              		.global	USBD_DFU
 1685              		.section	.bss.USBD_StrDesc.8333,"aw",%nobits
 1686              		.align	2
 1687              		.set	.LANCHOR2,. + 0
 1690              	USBD_StrDesc.8333:
 1691 0000 00000000 		.space	255
 1691      00000000 
 1691      00000000 
 1691      00000000 
 1691      00000000 
 1692              		.section	.data.USBD_DFU,"aw",%progbits
 1693              		.align	2
 1696              	USBD_DFU:
 1697 0000 00000000 		.word	USBD_DFU_Init
 1698 0004 00000000 		.word	USBD_DFU_DeInit
 1699 0008 00000000 		.word	USBD_DFU_Setup
 1700 000c 00000000 		.word	USBD_DFU_EP0_TxReady
 1701 0010 00000000 		.word	USBD_DFU_EP0_RxReady
 1702 0014 00000000 		.word	USBD_DFU_DataIn
 1703 0018 00000000 		.word	USBD_DFU_DataOut
 1704 001c 00000000 		.word	USBD_DFU_SOF
 1705 0020 00000000 		.word	USBD_DFU_IsoINIncomplete
 1706 0024 00000000 		.word	USBD_DFU_IsoOutIncomplete
 1707 0028 00000000 		.word	USBD_DFU_GetCfgDesc
 1708 002c 00000000 		.word	USBD_DFU_GetCfgDesc
 1709 0030 00000000 		.word	USBD_DFU_GetCfgDesc
 1710 0034 00000000 		.word	USBD_DFU_GetDeviceQualifierDesc
ARM GAS  /tmp/ccfbgGae.s 			page 101


 1711 0038 00000000 		.word	USBD_DFU_GetUsrStringDesc
 1712              		.section	.data.USBD_DFU_CfgDesc,"aw",%progbits
 1713              		.align	2
 1714              		.set	.LANCHOR0,. + 0
 1717              	USBD_DFU_CfgDesc:
 1718 0000 09       		.byte	9
 1719 0001 02       		.byte	2
 1720 0002 1B       		.byte	27
 1721 0003 00       		.byte	0
 1722 0004 01       		.byte	1
 1723 0005 01       		.byte	1
 1724 0006 02       		.byte	2
 1725 0007 C0       		.byte	-64
 1726 0008 32       		.byte	50
 1727 0009 09       		.byte	9
 1728 000a 04       		.byte	4
 1729 000b 00       		.byte	0
 1730 000c 00       		.byte	0
 1731 000d 00       		.byte	0
 1732 000e FE       		.byte	-2
 1733 000f 01       		.byte	1
 1734 0010 02       		.byte	2
 1735 0011 06       		.byte	6
 1736 0012 09       		.byte	9
 1737 0013 21       		.byte	33
 1738 0014 0B       		.byte	11
 1739 0015 FF       		.byte	-1
 1740 0016 00       		.byte	0
 1741 0017 00       		.byte	0
 1742 0018 04       		.byte	4
 1743 0019 1A       		.byte	26
 1744 001a 01       		.byte	1
 1745              		.section	.data.USBD_DFU_DeviceQualifierDesc,"aw",%progbits
 1746              		.align	2
 1747              		.set	.LANCHOR1,. + 0
 1750              	USBD_DFU_DeviceQualifierDesc:
 1751 0000 0A       		.byte	10
 1752 0001 06       		.byte	6
 1753 0002 00       		.byte	0
 1754 0003 02       		.byte	2
 1755 0004 00       		.byte	0
 1756 0005 00       		.byte	0
 1757 0006 00       		.byte	0
 1758 0007 40       		.byte	64
 1759 0008 01       		.byte	1
 1760 0009 00       		.byte	0
 1761              		.text
 1762              	.Letext0:
 1763              		.file 4 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1764              		.file 5 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/sys/lock.h"
 1765              		.file 6 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/sys/_types.h"
 1766              		.file 7 "/opt/gcc4mbed/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 1767              		.file 8 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/sys/reent.h"
 1768              		.file 9 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1769              		.file 10 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/stdlib.h"
 1770              		.file 11 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 1771              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
ARM GAS  /tmp/ccfbgGae.s 			page 102


 1772              		.file 13 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 1773              		.file 14 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Inc/usbd_dfu.h"
 1774              		.file 15 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h"
 1775              		.file 16 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h"
 1776              		.file 17 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h"
 1777              		.file 18 "USB_DEVICE/Target/usbd_conf.h"
ARM GAS  /tmp/ccfbgGae.s 			page 103


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usbd_dfu.c
     /tmp/ccfbgGae.s:16     .text.USBD_DFU_GetCfgDesc:0000000000000000 $t
     /tmp/ccfbgGae.s:22     .text.USBD_DFU_GetCfgDesc:0000000000000000 USBD_DFU_GetCfgDesc
     /tmp/ccfbgGae.s:41     .text.USBD_DFU_GetCfgDesc:0000000000000008 $d
     /tmp/ccfbgGae.s:46     .text.USBD_DFU_DataIn:0000000000000000 $t
     /tmp/ccfbgGae.s:52     .text.USBD_DFU_DataIn:0000000000000000 USBD_DFU_DataIn
     /tmp/ccfbgGae.s:68     .text.USBD_DFU_EP0_RxReady:0000000000000000 $t
     /tmp/ccfbgGae.s:74     .text.USBD_DFU_EP0_RxReady:0000000000000000 USBD_DFU_EP0_RxReady
     /tmp/ccfbgGae.s:90     .text.USBD_DFU_SOF:0000000000000000 $t
     /tmp/ccfbgGae.s:96     .text.USBD_DFU_SOF:0000000000000000 USBD_DFU_SOF
     /tmp/ccfbgGae.s:112    .text.USBD_DFU_IsoINIncomplete:0000000000000000 $t
     /tmp/ccfbgGae.s:118    .text.USBD_DFU_IsoINIncomplete:0000000000000000 USBD_DFU_IsoINIncomplete
     /tmp/ccfbgGae.s:134    .text.USBD_DFU_IsoOutIncomplete:0000000000000000 $t
     /tmp/ccfbgGae.s:140    .text.USBD_DFU_IsoOutIncomplete:0000000000000000 USBD_DFU_IsoOutIncomplete
     /tmp/ccfbgGae.s:156    .text.USBD_DFU_DataOut:0000000000000000 $t
     /tmp/ccfbgGae.s:162    .text.USBD_DFU_DataOut:0000000000000000 USBD_DFU_DataOut
     /tmp/ccfbgGae.s:178    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000000 $t
     /tmp/ccfbgGae.s:184    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000000 USBD_DFU_GetDeviceQualifierDesc
     /tmp/ccfbgGae.s:202    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000008 $d
     /tmp/ccfbgGae.s:207    .text.DFU_ClearStatus:0000000000000000 $t
     /tmp/ccfbgGae.s:213    .text.DFU_ClearStatus:0000000000000000 DFU_ClearStatus
     /tmp/ccfbgGae.s:268    .text.DFU_Abort:0000000000000000 $t
     /tmp/ccfbgGae.s:274    .text.DFU_Abort:0000000000000000 DFU_Abort
     /tmp/ccfbgGae.s:327    .text.USBD_DFU_GetUsrStringDesc:0000000000000000 $t
     /tmp/ccfbgGae.s:333    .text.USBD_DFU_GetUsrStringDesc:0000000000000000 USBD_DFU_GetUsrStringDesc
     /tmp/ccfbgGae.s:374    .text.USBD_DFU_GetUsrStringDesc:000000000000001c $d
     /tmp/ccfbgGae.s:379    .text.DFU_Leave:0000000000000000 $t
     /tmp/ccfbgGae.s:385    .text.DFU_Leave:0000000000000000 DFU_Leave
     /tmp/ccfbgGae.s:490    .text.DFU_Leave:0000000000000070 $d
     /tmp/ccfbgGae.s:499    .text.USBD_DFU_EP0_TxReady:0000000000000000 $t
     /tmp/ccfbgGae.s:505    .text.USBD_DFU_EP0_TxReady:0000000000000000 USBD_DFU_EP0_TxReady
     /tmp/ccfbgGae.s:683    .text.USBD_DFU_EP0_TxReady:00000000000000f4 $d
     /tmp/ccfbgGae.s:688    .text.DFU_Upload:0000000000000000 $t
     /tmp/ccfbgGae.s:694    .text.DFU_Upload:0000000000000000 DFU_Upload
     /tmp/ccfbgGae.s:859    .text.DFU_Upload:00000000000000e8 $d
     /tmp/ccfbgGae.s:864    .text.DFU_GetStatus:0000000000000000 $t
     /tmp/ccfbgGae.s:870    .text.DFU_GetStatus:0000000000000000 DFU_GetStatus
     /tmp/ccfbgGae.s:1010   .text.DFU_GetStatus:00000000000000dc $d
     /tmp/ccfbgGae.s:1015   .text.DFU_GetState:0000000000000000 $t
     /tmp/ccfbgGae.s:1021   .text.DFU_GetState:0000000000000000 DFU_GetState
     /tmp/ccfbgGae.s:1047   .text.DFU_Download:0000000000000000 $t
     /tmp/ccfbgGae.s:1053   .text.DFU_Download:0000000000000000 DFU_Download
     /tmp/ccfbgGae.s:1137   .text.DFU_Detach:0000000000000000 $t
     /tmp/ccfbgGae.s:1143   .text.DFU_Detach:0000000000000000 DFU_Detach
     /tmp/ccfbgGae.s:1223   .text.DFU_Detach:0000000000000068 $d
     /tmp/ccfbgGae.s:1228   .text.USBD_DFU_Setup:0000000000000000 $t
     /tmp/ccfbgGae.s:1234   .text.USBD_DFU_Setup:0000000000000000 USBD_DFU_Setup
     /tmp/ccfbgGae.s:1269   .text.USBD_DFU_Setup:0000000000000024 $d
     /tmp/ccfbgGae.s:1356   .text.USBD_DFU_Setup:0000000000000076 $d
     /tmp/ccfbgGae.s:1368   .text.USBD_DFU_Setup:0000000000000082 $t
     /tmp/ccfbgGae.s:1505   .text.USBD_DFU_Setup:0000000000000114 $d
     /tmp/ccfbgGae.s:1510   .text.USBD_DFU_DeInit:0000000000000000 $t
     /tmp/ccfbgGae.s:1516   .text.USBD_DFU_DeInit:0000000000000000 USBD_DFU_DeInit
     /tmp/ccfbgGae.s:1578   .text.USBD_DFU_Init:0000000000000000 $t
     /tmp/ccfbgGae.s:1584   .text.USBD_DFU_Init:0000000000000000 USBD_DFU_Init
     /tmp/ccfbgGae.s:1657   .text.USBD_DFU_RegisterMedia:0000000000000000 $t
ARM GAS  /tmp/ccfbgGae.s 			page 104


     /tmp/ccfbgGae.s:1664   .text.USBD_DFU_RegisterMedia:0000000000000000 USBD_DFU_RegisterMedia
     /tmp/ccfbgGae.s:1696   .data.USBD_DFU:0000000000000000 USBD_DFU
     /tmp/ccfbgGae.s:1686   .bss.USBD_StrDesc.8333:0000000000000000 $d
     /tmp/ccfbgGae.s:1690   .bss.USBD_StrDesc.8333:0000000000000000 USBD_StrDesc.8333
     /tmp/ccfbgGae.s:1693   .data.USBD_DFU:0000000000000000 $d
     /tmp/ccfbgGae.s:1713   .data.USBD_DFU_CfgDesc:0000000000000000 $d
     /tmp/ccfbgGae.s:1717   .data.USBD_DFU_CfgDesc:0000000000000000 USBD_DFU_CfgDesc
     /tmp/ccfbgGae.s:1746   .data.USBD_DFU_DeviceQualifierDesc:0000000000000000 $d
     /tmp/ccfbgGae.s:1750   .data.USBD_DFU_DeviceQualifierDesc:0000000000000000 USBD_DFU_DeviceQualifierDesc
                     .debug_frame:0000000000000010 $d
     /tmp/ccfbgGae.s:1276   .text.USBD_DFU_Setup:000000000000002b $d
     /tmp/ccfbgGae.s:1276   .text.USBD_DFU_Setup:000000000000002c $t

UNDEFINED SYMBOLS
USBD_GetString
USBD_Stop
USBD_CtlError
USBD_CtlSendData
USBD_CtlPrepareRx
HAL_Delay
USBD_Start
USBD_static_free
USBD_static_malloc
