{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739570039489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739570039492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 13:53:59 2025 " "Processing started: Fri Feb 14 13:53:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739570039492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570039492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L5part2 -c L5part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L5part2 -c L5part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570039493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739570039666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739570039666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE 8bSqRtUnit.v(2) " "Verilog HDL Declaration information at 8bSqRtUnit.v(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "8bSqRtUnit.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/8bSqRtUnit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739570043213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bsqrtunit.v 1 1 " "Found 1 design units, including 1 entities, in source file 8bsqrtunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 eightBSqrt " "Found entity 1: eightBSqrt" {  } { { "8bSqRtUnit.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/8bSqRtUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.v 1 1 " "Found 1 design units, including 1 entities, in source file fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor " "Found entity 1: FullSubtractor" {  } { { "FS.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/FS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file eightbitsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eightBitSubtractor " "Found entity 1: eightBitSubtractor" {  } { { "eightBitSubtractor.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/eightBitSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 memBlock " "Found entity 1: memBlock" {  } { { "MemoryBlock.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/MemoryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonedgedet.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonedgedet.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonEdgeDet " "Found entity 1: buttonEdgeDet" {  } { { "buttonEdgeDet.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/buttonEdgeDet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l5part2.v 1 1 " "Found 1 design units, including 1 entities, in source file l5part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L5part2 " "Found entity 1: L5part2" {  } { { "L5part2.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L5part2 " "Elaborating entity \"L5part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739570043235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonEdgeDet buttonEdgeDet:buttonED " "Elaborating entity \"buttonEdgeDet\" for hierarchy \"buttonEdgeDet:buttonED\"" {  } { { "L5part2.v" "buttonED" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memBlock memBlock:m1 " "Elaborating entity \"memBlock\" for hierarchy \"memBlock:m1\"" {  } { { "L5part2.v" "m1" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043237 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory1 MemoryBlock.v(9) " "Verilog HDL warning at MemoryBlock.v(9): object memory1 used but never assigned" {  } { { "MemoryBlock.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/MemoryBlock.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1739570043237 "|L5part2|memBlock:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBSqrt eightBSqrt:eightBSqrt0 " "Elaborating entity \"eightBSqrt\" for hierarchy \"eightBSqrt:eightBSqrt0\"" {  } { { "L5part2.v" "eightBSqrt0" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitSubtractor eightBSqrt:eightBSqrt0\|eightBitSubtractor:s0 " "Elaborating entity \"eightBitSubtractor\" for hierarchy \"eightBSqrt:eightBSqrt0\|eightBitSubtractor:s0\"" {  } { { "8bSqRtUnit.v" "s0" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/8bSqRtUnit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor eightBSqrt:eightBSqrt0\|eightBitSubtractor:s0\|FullSubtractor:FSgen\[0\].u0 " "Elaborating entity \"FullSubtractor\" for hierarchy \"eightBSqrt:eightBSqrt0\|eightBitSubtractor:s0\|FullSubtractor:FSgen\[0\].u0\"" {  } { { "eightBitSubtractor.v" "FSgen\[0\].u0" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/eightBitSubtractor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator eightBSqrt:eightBSqrt0\|accumulator:a0 " "Elaborating entity \"accumulator\" for hierarchy \"eightBSqrt:eightBSqrt0\|accumulator:a0\"" {  } { { "8bSqRtUnit.v" "a0" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/8bSqRtUnit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 accumulator.v(15) " "Verilog HDL assignment warning at accumulator.v(15): truncated value with size 8 to match size of target (4)" {  } { { "accumulator.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/accumulator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739570043244 "|L5part2|eightBSqrt:eightBSqrt0|accumulator:a0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B accumulator.v(9) " "Verilog HDL Always Construct warning at accumulator.v(9): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "accumulator.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/accumulator.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739570043244 "|L5part2|eightBSqrt:eightBSqrt0|accumulator:a0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] accumulator.v(9) " "Inferred latch for \"B\[0\]\" at accumulator.v(9)" {  } { { "accumulator.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043244 "|L5part2|eightBSqrt:eightBSqrt0|accumulator:a0"}
{ "Warning" "WSGN_SEARCH_FILE" "bit2hex.v 1 1 " "Using design file bit2hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bit2Hex " "Found entity 1: bit2Hex" {  } { { "bit2hex.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/bit2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739570043248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2Hex bit2Hex:N74Display " "Elaborating entity \"bit2Hex\" for hierarchy \"bit2Hex:N74Display\"" {  } { { "L5part2.v" "N74Display" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043248 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memBlock:m1\|memory1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memBlock:m1\|memory1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE memInFile1.mif " "Parameter INIT_FILE set to memInFile1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739570043385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739570043385 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739570043385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memBlock:m1\|altsyncram:memory1_rtl_0 " "Elaborated megafunction instantiation \"memBlock:m1\|altsyncram:memory1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memBlock:m1\|altsyncram:memory1_rtl_0 " "Instantiated megafunction \"memBlock:m1\|altsyncram:memory1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE memInFile1.mif " "Parameter \"INIT_FILE\" = \"memInFile1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739570043412 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739570043412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul61 " "Found entity 1: altsyncram_ul61" {  } { { "db/altsyncram_ul61.tdf" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/db/altsyncram_ul61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739570043433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043433 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "8bSqRtUnit.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/8bSqRtUnit.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739570043552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739570043552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "L5part2.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739570043572 "|L5part2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "L5part2.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739570043572 "|L5part2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "L5part2.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739570043572 "|L5part2|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739570043572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739570043607 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "buttonEdgeDet:buttonED\|button_prev Low " "Register buttonEdgeDet:buttonED\|button_prev will power up to Low" {  } { { "buttonEdgeDet.v" "" { Text "C:/EEC 180/Lab5/synthesis/L5_part2/buttonEdgeDet.v" 8 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1739570043668 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1739570043668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739570043783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.map.smsg " "Generated suppressed messages file C:/EEC 180/Lab5/synthesis/L5_part2/L5part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739570043847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739570043847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739570043865 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739570043865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739570043865 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739570043865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739570043865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739570043873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 13:54:03 2025 " "Processing ended: Fri Feb 14 13:54:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739570043873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739570043873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739570043873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739570043873 ""}
