<stg><name>foo</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %L1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln3 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln3, label %2, label %L1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
L1:3  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
L1:4  %zext_ln5 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
L1:5  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
L1:6  %zext_ln5_1 = zext i5 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:7  %add_ln5_10 = add i8 %zext_ln5_1, %zext_ln5

]]></Node>
<StgValue><ssdm name="add_ln5_10"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
L1:8  %zext_ln5_2 = zext i8 %add_ln5_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln5_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:9  %in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_2

]]></Node>
<StgValue><ssdm name="in1_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:10  %or_ln5 = or i8 %add_ln5_10, 1

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
L1:11  %zext_ln5_3 = zext i8 %or_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln5_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:12  %in1_addr_1 = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="in1_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:37  %in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_2

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:38  %in2_addr_1 = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="in2_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
L1:57  %in1_load = load i32* %in1_addr, align 4

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
L1:58  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
L1:61  %in1_load_1 = load i32* %in1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in1_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
L1:62  %in2_load_1 = load i32* %in2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:13  %add_ln5_11 = add i8 %add_ln5_10, 2

]]></Node>
<StgValue><ssdm name="add_ln5_11"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
L1:14  %sext_ln5 = sext i8 %add_ln5_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:15  %in1_addr_2 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5

]]></Node>
<StgValue><ssdm name="in1_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:16  %add_ln5_12 = add i8 %add_ln5_10, 3

]]></Node>
<StgValue><ssdm name="add_ln5_12"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
L1:17  %sext_ln5_1 = sext i8 %add_ln5_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:18  %in1_addr_3 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_1

]]></Node>
<StgValue><ssdm name="in1_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:39  %in2_addr_2 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5

]]></Node>
<StgValue><ssdm name="in2_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:40  %in2_addr_3 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_1

]]></Node>
<StgValue><ssdm name="in2_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:47  %out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_2

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:48  %out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
L1:57  %in1_load = load i32* %in1_addr, align 4

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
L1:58  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:59  %add_ln5 = add nsw i32 %in2_load, %in1_load

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:60  store i32 %add_ln5, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
L1:61  %in1_load_1 = load i32* %in1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in1_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
L1:62  %in2_load_1 = load i32* %in2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:63  %add_ln5_1 = add nsw i32 %in2_load_1, %in1_load_1

]]></Node>
<StgValue><ssdm name="add_ln5_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:64  store i32 %add_ln5_1, i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
L1:65  %in1_load_2 = load i32* %in1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in1_load_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
L1:66  %in2_load_2 = load i32* %in2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
L1:69  %in1_load_3 = load i32* %in1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in1_load_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
L1:70  %in2_load_3 = load i32* %in2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in2_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:19  %add_ln5_13 = add i8 %add_ln5_10, 4

]]></Node>
<StgValue><ssdm name="add_ln5_13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
L1:20  %sext_ln5_2 = sext i8 %add_ln5_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:21  %in1_addr_4 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_2

]]></Node>
<StgValue><ssdm name="in1_addr_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:22  %add_ln5_14 = add i8 %add_ln5_10, 5

]]></Node>
<StgValue><ssdm name="add_ln5_14"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
L1:23  %sext_ln5_3 = sext i8 %add_ln5_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:24  %in1_addr_5 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_3

]]></Node>
<StgValue><ssdm name="in1_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:41  %in2_addr_4 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_2

]]></Node>
<StgValue><ssdm name="in2_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:42  %in2_addr_5 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_3

]]></Node>
<StgValue><ssdm name="in2_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:49  %out_addr_2 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:50  %out_addr_3 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_1

]]></Node>
<StgValue><ssdm name="out_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
L1:65  %in1_load_2 = load i32* %in1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in1_load_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
L1:66  %in2_load_2 = load i32* %in2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:67  %add_ln5_2 = add nsw i32 %in2_load_2, %in1_load_2

]]></Node>
<StgValue><ssdm name="add_ln5_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:68  store i32 %add_ln5_2, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
L1:69  %in1_load_3 = load i32* %in1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in1_load_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
L1:70  %in2_load_3 = load i32* %in2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in2_load_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:71  %add_ln5_3 = add nsw i32 %in2_load_3, %in1_load_3

]]></Node>
<StgValue><ssdm name="add_ln5_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:72  store i32 %add_ln5_3, i32* %out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
L1:73  %in1_load_4 = load i32* %in1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in1_load_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
L1:74  %in2_load_4 = load i32* %in2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in2_load_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
L1:77  %in1_load_5 = load i32* %in1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in1_load_5"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
L1:78  %in2_load_5 = load i32* %in2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:25  %add_ln5_15 = add i8 %add_ln5_10, 6

]]></Node>
<StgValue><ssdm name="add_ln5_15"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
L1:26  %sext_ln5_4 = sext i8 %add_ln5_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:27  %in1_addr_6 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_4

]]></Node>
<StgValue><ssdm name="in1_addr_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:28  %add_ln5_16 = add i8 %add_ln5_10, 7

]]></Node>
<StgValue><ssdm name="add_ln5_16"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
L1:29  %sext_ln5_5 = sext i8 %add_ln5_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_5"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:30  %in1_addr_7 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_5

]]></Node>
<StgValue><ssdm name="in1_addr_7"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:43  %in2_addr_6 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_4

]]></Node>
<StgValue><ssdm name="in2_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:44  %in2_addr_7 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_5

]]></Node>
<StgValue><ssdm name="in2_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:51  %out_addr_4 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_2

]]></Node>
<StgValue><ssdm name="out_addr_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:52  %out_addr_5 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_3

]]></Node>
<StgValue><ssdm name="out_addr_5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
L1:73  %in1_load_4 = load i32* %in1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in1_load_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
L1:74  %in2_load_4 = load i32* %in2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in2_load_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:75  %add_ln5_4 = add nsw i32 %in2_load_4, %in1_load_4

]]></Node>
<StgValue><ssdm name="add_ln5_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:76  store i32 %add_ln5_4, i32* %out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
L1:77  %in1_load_5 = load i32* %in1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in1_load_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
L1:78  %in2_load_5 = load i32* %in2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:79  %add_ln5_5 = add nsw i32 %in2_load_5, %in1_load_5

]]></Node>
<StgValue><ssdm name="add_ln5_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:80  store i32 %add_ln5_5, i32* %out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
L1:81  %in1_load_6 = load i32* %in1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in1_load_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
L1:82  %in2_load_6 = load i32* %in2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in2_load_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
L1:85  %in1_load_7 = load i32* %in1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in1_load_7"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
L1:86  %in2_load_7 = load i32* %in2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in2_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:31  %add_ln5_17 = add i8 %add_ln5_10, 8

]]></Node>
<StgValue><ssdm name="add_ln5_17"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
L1:32  %sext_ln5_6 = sext i8 %add_ln5_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_6"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:33  %in1_addr_8 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_6

]]></Node>
<StgValue><ssdm name="in1_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1:34  %add_ln5_18 = add i8 %add_ln5_10, 9

]]></Node>
<StgValue><ssdm name="add_ln5_18"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
L1:35  %sext_ln5_7 = sext i8 %add_ln5_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:36  %in1_addr_9 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_7

]]></Node>
<StgValue><ssdm name="in1_addr_9"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:45  %in2_addr_8 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_6

]]></Node>
<StgValue><ssdm name="in2_addr_8"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:46  %in2_addr_9 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_7

]]></Node>
<StgValue><ssdm name="in2_addr_9"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:53  %out_addr_6 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_4

]]></Node>
<StgValue><ssdm name="out_addr_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:54  %out_addr_7 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_5

]]></Node>
<StgValue><ssdm name="out_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
L1:81  %in1_load_6 = load i32* %in1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in1_load_6"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
L1:82  %in2_load_6 = load i32* %in2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in2_load_6"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:83  %add_ln5_6 = add nsw i32 %in2_load_6, %in1_load_6

]]></Node>
<StgValue><ssdm name="add_ln5_6"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:84  store i32 %add_ln5_6, i32* %out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
L1:85  %in1_load_7 = load i32* %in1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in1_load_7"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
L1:86  %in2_load_7 = load i32* %in2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in2_load_7"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:87  %add_ln5_7 = add nsw i32 %in2_load_7, %in1_load_7

]]></Node>
<StgValue><ssdm name="add_ln5_7"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:88  store i32 %add_ln5_7, i32* %out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
L1:89  %in1_load_8 = load i32* %in1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in1_load_8"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
L1:90  %in2_load_8 = load i32* %in2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in2_load_8"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="7">
<![CDATA[
L1:93  %in1_load_9 = load i32* %in1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in1_load_9"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
L1:94  %in2_load_9 = load i32* %in2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L1:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln3"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L1:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:55  %out_addr_8 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_6

]]></Node>
<StgValue><ssdm name="out_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1:56  %out_addr_9 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_7

]]></Node>
<StgValue><ssdm name="out_addr_9"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
L1:89  %in1_load_8 = load i32* %in1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in1_load_8"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
L1:90  %in2_load_8 = load i32* %in2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in2_load_8"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:91  %add_ln5_8 = add nsw i32 %in2_load_8, %in1_load_8

]]></Node>
<StgValue><ssdm name="add_ln5_8"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:92  store i32 %add_ln5_8, i32* %out_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="7">
<![CDATA[
L1:93  %in1_load_9 = load i32* %in1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in1_load_9"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
L1:94  %in2_load_9 = load i32* %in2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1:95  %add_ln5_9 = add nsw i32 %in2_load_9, %in1_load_9

]]></Node>
<StgValue><ssdm name="add_ln5_9"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
L1:96  store i32 %add_ln5_9, i32* %out_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L1:97  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
L1:98  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
