I 000051 55 1098          1652120722182 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722183 2022.05.09 13:25:22)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 1d131c1a4c4b4c0a1f120846491a1e1b181a181a1e)
	(_ent
		(_time 1652120722178)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652120722276 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652120722277 2022.05.09 13:25:22)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7b74707a7c2d2c6c7a2e69202f7d787c7f7d727d2d)
	(_ent
		(_time 1652120722267)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000046 55 940           1652120722367 ALUS1
(_unit VHDL(alus1 0 30(alus1 0 44))
	(_version vef)
	(_time 1652120722368 2022.05.09 13:25:22)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code c9c6ca9c939f98dec8cbd89399cf9acecccecacac8)
	(_ent
		(_time 1652120722360)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int operacion 1 0 34(_ent(_in))))
		(_port(_int result 0 0 35(_ent(_out))))
		(_port(_int carry_out -1 0 36(_ent(_out))))
		(_port(_int cero -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALUS1 1 -1)
)
I 000051 55 3389          1652120722450 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 16))
	(_version vef)
	(_time 1652120722451 2022.05.09 13:25:22)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 27292623257074312c25347c722122202520242025)
	(_ent
		(_time 1652120722443)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -2((_dto i 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_port(_int WriteADR1 0 0 9(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 10(_ent(_in))))
		(_port(_int clock -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 17(_array 4((_to i 0 i 31)))))
		(_sig(_int bank 5 0 18(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(6))(_sens(0)(8))(_mon))))
			(line__38(_arch 2 0 38(_assignment(_trgt(7))(_sens(1)(8))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 810           1652120722535 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722536 2022.05.09 13:25:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 757b7674732321637776652f277275737672757376)
	(_ent
		(_time 1652120722528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int add 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 698           1652120722619 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722620 2022.05.09 13:25:22)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code c3cdc096c397c1d5c3c6d79996c5c6c4c1c4c3c5c0)
	(_ent
		(_time 1652120722608)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652120722698 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652120722699 2022.05.09 13:25:22)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 111e1116114741071544554b451745174716131618)
	(_ent
		(_time 1652120722690)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1098          1652124125129 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124125130 2022.05.09 14:22:05)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d6d68084d58087c1d4d9c38d82d1d5d0d3d1d3d1d5)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652124125165 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652124125166 2022.05.09 14:22:05)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f6f7aaa6a5a0a1e1f7a3e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000046 55 940           1652124125235 ALUS1
(_unit VHDL(alus1 0 30(alus1 0 44))
	(_version vef)
	(_time 1652124125236 2022.05.09 14:22:05)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 44451346131215534546551e144217434143474745)
	(_ent
		(_time 1652120722359)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int operacion 1 0 34(_ent(_in))))
		(_port(_int result 0 0 35(_ent(_out))))
		(_port(_int carry_out -1 0 36(_ent(_out))))
		(_port(_int cero -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALUS1 1 -1)
)
I 000051 55 3389          1652124125321 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 16))
	(_version vef)
	(_time 1652124125322 2022.05.09 14:22:05)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 9292c69d95c5c184999081c9c79497959095919590)
	(_ent
		(_time 1652120722442)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -2((_dto i 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_port(_int WriteADR1 0 0 9(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 10(_ent(_in))))
		(_port(_int clock -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 17(_array 4((_to i 0 i 31)))))
		(_sig(_int bank 5 0 18(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(6))(_sens(8)(0))(_mon))))
			(line__38(_arch 2 0 38(_assignment(_trgt(7))(_sens(8)(1))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 698           1652124125485 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124125486 2022.05.09 14:22:05)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code 3e313e3b686a3c283e3b2a646b383b393c393e383d)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652124125570 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652124125571 2022.05.09 14:22:05)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 8c828882dedadc9a88d9c8d6d88ad88ada8b8e8b85)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 698           1652124351287 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124351288 2022.05.09 14:25:51)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code 431241414317415543465719164546444144434540)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1034          1652124383593 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652124383594 2022.05.09 14:26:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7b7b7b7a2a2d2f6d792e6b21297c7b7d787c7b7d78)
	(_ent
		(_time 1652124383591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652124392218 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652124392219 2022.05.09 14:26:32)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 2c232f282c7a7d3a2f2e6f77782a2d2a7f2b292a2d)
	(_ent
		(_time 1652124392216)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1244          1652124552086 structural
(_unit VHDL(mips 0 6(structural 0 18))
	(_version vef)
	(_time 1652124552087 2022.05.09 14:29:12)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code a0a6f6f7a9f6f4b7a1aee4faf8a7a0a7a3a6f4a6a9)
	(_ent
		(_time 1652124125655)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 0 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int MemoryWrite -2 0 13(_ent(_in))))
		(_port(_int MemoryRead -2 0 13(_ent(_in))))
		(_port(_int Clock -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadData 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -2((_dto i 2 i 0)))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 3 -1)
)
I 000051 55 3936          1652383094821 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383094822 2022.05.12 14:18:14)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 2e297a2a7e797d38257c3d757b282b292c292d292c)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 6 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 9 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__42(_arch 1 0 42(_assignment(_alias((r1)(ReadADR1(d_25_21))))(_trgt(9))(_sens(0(d_25_21))))))
			(line__43(_arch 2 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(6))(_sens(8)(9))(_mon))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 10 -1)
)
I 000051 55 3840          1652383117237 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383117238 2022.05.12 14:18:37)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c4c5c091c59397d2cf96d79f91c2c1c3c6c3c7c3c6)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(6))(_sens(0(d_25_21))(8))(_mon))))
			(line__46(_arch 3 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 9 -1)
)
I 000051 55 3840          1652383126268 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383126269 2022.05.12 14:18:46)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0b04580d5c5c581d005918505e0d0e0c090c080c09)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__46(_arch 3 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 9 -1)
)
I 000051 55 3583          1652383155097 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383155098 2022.05.12 14:19:15)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code a7f6f4f0a5f0f4b1aca9b4fcf2a1a2a0a5a0a4a0a5)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__41(_arch 2 0 41(_assignment(_trgt(7))(_sens(8)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1091          1652383185553 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652383185554 2022.05.12 14:19:45)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 9c9dc992cacac08f9c9dd8c7c89b949f9d9ac89b99)
	(_ent
		(_time 1652383185551)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1098          1652383200339 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652383200340 2022.05.12 14:20:00)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 5a0c0b590e0c0b4d58554f010e5d595c5f5d5f5d59)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1079          1652383250605 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652383250606 2022.05.12 14:20:50)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code b3b3b1e6b5e5efa0b3b2f7e8e7b4bbb0b2b5e7b4b6)
	(_ent
		(_time 1652383185550)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 3583          1652383832236 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383832237 2022.05.12 14:30:32)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code bcbfe8e8eaebefaab7b2afe7e9bab9bbbebbbfbbbe)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__41(_arch 2 0 41(_assignment(_trgt(7))(_sens(8)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1085          1652726040677 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726040678 2022.05.16 13:34:00)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 07555b0005515b140706435c53000f040601530002)
	(_ent
		(_time 1652726040664)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1652726755799 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726755800 2022.05.16 13:45:55)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 7c287e7d2a2a2d6b7e736927287b7f7a797b797b7f)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726755833 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726755834 2022.05.16 13:45:55)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 9bce9b949acdca8d9899d8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726755869 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726755870 2022.05.16 13:45:55)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code baeebbeee8eceeacb8efaae0e8bdbabcb9bdbabcb9)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726755901 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726755902 2022.05.16 13:45:55)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code e9bde8bae3bdebffe9ecfdb3bcefeceeebeee9efea)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652726755955 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726755956 2022.05.16 13:45:55)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 184d1e1f114e480e1c4d5c424c1e4c1e4e1f1a1f11)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726755988 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726755989 2022.05.16 13:45:55)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3762613335616b243736736c63303f343631633032)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726756017 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726756018 2022.05.16 13:45:56)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 5603005455000a455657120d02515e555750025153)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 2976          1652726803507 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726803508 2022.05.16 13:46:43)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d3d2d581d98587c4d38097898bd4d3d4d0d587d5da)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 6 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 7 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 6 0 37(_ent (_in))))
				(_port(_int Data2 6 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 7 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 5 0 52(_arch(_uni))))
		(_sig(_int write_register 5 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 2894          1652726887523 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726887524 2022.05.16 13:48:07)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0257520409545615025146585a050205010456040b)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 1098          1652726983311 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726983312 2022.05.16 13:49:43)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 37336532356166203538226c633034313230323034)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726983352 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726983353 2022.05.16 13:49:43)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 56530655030007405554150d025057500551535057)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726983417 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726983418 2022.05.16 13:49:43)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a5a1f4f2a3f3f1b3a7f0b5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726983477 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726983478 2022.05.16 13:49:43)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code d3d78281d387d1c5d3d6c78986d5d6d4d1d4d3d5d0)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2894          1652726983523 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726983524 2022.05.16 13:49:43)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0207040409545615025146585a050205010456040b)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 4646          1652726983586 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726983587 2022.05.16 13:49:43)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 41441743411711574514051b154715471746434648)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726983682 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726983683 2022.05.16 13:49:43)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code aeaba8f8fef8f2bdaeafeaf5faa9a6adafa8faa9ab)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726983762 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726983763 2022.05.16 13:49:43)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code fcf9faadaaaaa0effcfdb8a7a8fbf4fffdfaa8fbf9)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1652726986733 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726986734 2022.05.16 13:49:46)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 9596919a95c3c482979a80cec19296939092909296)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726986752 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726986753 2022.05.16 13:49:46)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a5a7a3f2f3f3f4b3a6a7e6fef1a3a4a3f6a2a0a3a4)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726986769 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726986770 2022.05.16 13:49:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code b4b7b3e0b3e2e0a2b6e1a4eee6b3b4b2b7b3b4b2b7)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726986784 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726986785 2022.05.16 13:49:46)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code c4c7c391c390c6d2c4c1d09e91c2c1c3c6c3c4c2c7)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2894          1652726986800 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726986801 2022.05.16 13:49:46)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d4d68786d98280c3d487908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 4646          1652726986816 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726986817 2022.05.16 13:49:46)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code e3e1e0b0e1b5b3f5e7b6a7b9b7e5b7e5b5e4e1e4ea)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726986839 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726986840 2022.05.16 13:49:46)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code f3f1a0a2f5a5afe0f3f2b7a8a7f4fbf0f2f5a7f4f6)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726986860 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726986861 2022.05.16 13:49:46)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 12104e1415444e011213564946151a111314461517)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4492          1652727002765 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652727002766 2022.05.16 13:50:02)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 343a3b31656263233561266f6032373330323d3262)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3476          1652727033198 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652727033199 2022.05.16 13:50:33)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 1a4b4c1d4e4d490c111a09414f1c1f1d181d191d18)
	(_ent
		(_time 1652727009940)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7))(_sens(3)(2)(4))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_assignment(_trgt(5))(_sens(7)(0(d_25_21)))(_mon))))
			(line__39(_arch 2 0 39(_assignment(_trgt(6))(_sens(7)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 4288          1652727100947 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652727100948 2022.05.16 13:51:40)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b0b6e1e4b9e6e4a7b0e3f4eae8b7b0b7b3b6e4b6b9)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 7 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 8 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 7 0 37(_ent (_in))))
				(_port(_int Data2 7 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 8 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 45(_array -2((_dto c 4 i 0)))))
				(_port(_int ReadADR1 7 0 45(_ent (_in))))
				(_port(_int ReadADR2 7 0 45(_ent (_in))))
				(_port(_int WriteADR1 4 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 5 i 0)))))
				(_port(_int DataIn1 8 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 6 i 0)))))
				(_port(_int DataOut1 9 0 49(_ent (_out))))
				(_port(_int DataOut2 9 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 7 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 9 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 5 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 6 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 11 -1)
)
I 000051 55 1085          1652727332505 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652727332506 2022.05.16 13:55:32)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3b353a3f6c6d67283b3a7f606f3c33383a3d6f3c3e)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4282          1652727353405 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652727353406 2022.05.16 13:55:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code e5b7e7b6e9b3b1f2e5b6a1bfbde2e5e2e6e3b1e3ec)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1098          1652728055483 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652728055484 2022.05.16 14:07:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 636d666365353274616c7638376460656664666460)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652728055506 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652728055507 2022.05.16 14:07:35)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 737c7c7225252464722661282775707477757a7525)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1105          1652728055530 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652728055531 2022.05.16 14:07:35)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 929d959dc3c4c3849190d1c9c6949394c195979493)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 3476          1652728055557 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652728055558 2022.05.16 14:07:35)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b1bfb5e5b5e6e2a7bab1a2eae4b7b4b6b3b6b2b6b3)
	(_ent
		(_time 1652727009940)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7))(_sens(3)(2)(4))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_assignment(_trgt(5))(_sens(0(d_25_21))(7))(_mon))))
			(line__39(_arch 2 0 39(_assignment(_trgt(6))(_sens(1(d_20_16))(7))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1034          1652728055585 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652728055586 2022.05.16 14:07:35)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code c1cfc794c39795d7c394d19b93c6c1c7c2c6c1c7c2)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
V 000051 55 698           1652728055616 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652728055617 2022.05.16 14:07:35)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code e0eee6b3e3b4e2f6e0e5f4bab5e6e5e7e2e7e0e6e3)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4282          1652728055640 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652728055641 2022.05.16 14:07:35)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code fff0adafa0a9abe8ffacbba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 4646          1652728055662 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652728055663 2022.05.16 14:07:35)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 0f000c0958595f190b5a4b555b095b0959080d0806)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652728055700 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728055701 2022.05.16 14:07:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3e316d3a6e68622d3e3f7a656a39363d3f386a393b)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652728055758 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652728055759 2022.05.16 14:07:35)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 6d623e6c3c3b317e6d6c2936396a656e6c6b396a68)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1082          1652728470178 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728470179 2022.05.16 14:14:30)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 4310464045151f504342071817444b404245174446)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4282          1652728476121 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652728476122 2022.05.16 14:14:36)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 8482d18a89d2d09384d7c0dedc8384838782d0828d)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1072          1652728539257 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728539258 2022.05.16 14:15:39)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 1949451f154f450a19185d424d1e111a181f4d1e1c)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 3433          1652984454904 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652984454905 2022.05.19 13:20:54)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 520059515505014459034109075457555055515550)
	(_ent
		(_time 1652984454897)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4412          1652985019550 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652985019551 2022.05.19 13:30:19)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code f2fca0a2f9a4a6e5f2a1b6a8aaf5f2f5f1f4a6f4fb)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 3433          1652987502527 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652987502528 2022.05.19 14:11:42)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0b0a580d5c5c581d005918505e0d0e0c090c080c09)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4365          1652987818426 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652987818427 2022.05.19 14:16:58)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 0d08570b0c5b5a1a0c031f56590b0e0a090b040b5b)
	(_ent
		(_time 1652987818424)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4320          1652987872257 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652987872258 2022.05.19 14:17:52)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 51575052590705465102150b095651565257055758)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 3433          1652988396374 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652988396375 2022.05.19 14:26:36)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code aea9f8f9fef9fdb8a5fdbdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1072          1653323169335 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653323169336 2022.05.23 11:26:09)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 44461147451218574445001f10434c474542104341)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1072          1653323555115 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653323555116 2022.05.23 11:32:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 393d693d356f652a39387d626d3e313a383f6d3e3c)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1653326495527 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653326495528 2022.05.23 12:21:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 3037313535666127323f256b643733363537353733)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1098          1653326523883 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653326523884 2022.05.23 12:22:03)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code f7f7f4a7f5a1a6e0f5f9e2aca3f0f4f1f2f0f2f0f4)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1393          1653329882831 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653329882832 2022.05.23 13:18:02)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code e0b4e2b3b6b7e1f7e1e0f2bae7e6b3e6e3e6b6e6b5)
	(_ent
		(_time 1653329658275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_in))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1424          1653329936195 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653329936196 2022.05.23 13:18:56)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 4f414e4d4f184e584e4f5d1548491c494c4919491a)
	(_ent
		(_time 1653329936193)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000045 55 1285          1653331356399 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653331356400 2022.05.23 13:42:36)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code fbffaeabfaadaaedf9ffb8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 1144          1653332843290 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653332843291 2022.05.23 14:07:23)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 25777121737374307170367f222370222122272373)
	(_ent
		(_time 1653332843280)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1073          1653332938972 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1653332938973 2022.05.23 14:08:58)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code edeebabfbcbbb1feedeca9b6b9eae5eeecebb9eae8)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653332952078 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653332952079 2022.05.23 14:09:12)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 121c411415444e011113564946151a111014461517)
	(_ent
		(_time 1652383250602)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1060          1653332973202 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653332973203 2022.05.23 14:09:33)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 97c5ca9995c1cb849496d3ccc3909f949591c39092)
	(_ent
		(_time 1652383250602)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1060          1653333033399 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653333033400 2022.05.23 14:10:33)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code c3969397c5959fd0c0c2879897c4cbc0c1c597c4c6)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653333110632 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653333110633 2022.05.23 14:11:50)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 75252375752329667574312e21727d767473217270)
	(_ent
		(_time 1653333110630)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4328          1653333190715 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1653333190716 2022.05.23 14:13:10)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4347454149151754431307191b444344404517454a)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 8 0 37(_ent (_in))))
				(_port(_int Data11 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 59(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 60(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 61(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 54(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 54(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5227          1653333600724 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333600725 2022.05.23 14:20:00)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code e3e3e4b0e9b5b7f4e6e6a7b9bbe4e3e4e0e5b7e5ea)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 91(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 92(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 93(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5125          1653333609773 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333609774 2022.05.23 14:20:09)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 3a356e3f626c6e2d3c6a7e60623d3a3d393c6e3c33)
	(_ent
		(_time 1653333609771)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 91(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 92(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 93(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5976          1653333903596 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333903597 2022.05.23 14:25:03)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code fef8f8aea2a8aae9fbf9baa4a6f9fef9fdf8aaf8f7)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 92(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst instruction_memory 0 93(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 94(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 95(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1424          1653334098871 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653334098872 2022.05.23 14:28:18)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code bfb9baebbfe8bea8bebfade5b8b9ecb9bcb9e9b9ea)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6477          1653334216358 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653334216359 2022.05.23 14:30:16)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code acfef9fbf6faf8bba9ace8f6f4abacabafaaf8aaa5)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 38(_ent (_in))))
				(_port(_int ALUOp 7 0 39(_ent (_in))))
				(_port(_int operacion 8 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 58(_ent (_in))))
				(_port(_int Data11 15 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 15 0 66(_ent (_in))))
				(_port(_int ReadADR2 15 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 16 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 17 0 70(_ent (_out))))
				(_port(_int DataOut2 17 0 70(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 94(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 95(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 98(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 99(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 100(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 89(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1020          1653521469258 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653521469260 2022.05.25 18:31:09)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d0d2d182d58681c7d2dec58b84d7d3d6d5d7d5d7d3)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1285          1653522141226 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653522141227 2022.05.25 18:42:21)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a1aea3f6f3f7f0b7a3a5e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 1813          1653522269068 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653522269069 2022.05.25 18:44:29)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 050a0203035107120451105f570201030c03530350)
	(_ent
		(_time 1653522269066)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 7770          1653760531612 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653760531613 2022.05.28 12:55:31)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 68683f68693e3c7f636a2c32306f686f6b6e3c6e61)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 38(_ent (_in))))
				(_port(_int ALUOp 7 0 39(_ent (_in))))
				(_port(_int operacion 8 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 58(_ent (_in))))
				(_port(_int Data11 16 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 66(_ent (_in))))
				(_port(_int Data1 16 0 66(_ent (_in))))
				(_port(_int Selector -2 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 68(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 72(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 74(_array -2((_dto c 5 i 0)))))
				(_port(_int ReadADR1 16 0 74(_ent (_in))))
				(_port(_int ReadADR2 16 0 74(_ent (_in))))
				(_port(_int WriteADR1 10 0 75(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 76(_ent (_in))))
				(_port(_int clock -2 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 77(_array -2((_dto c 6 i 0)))))
				(_port(_int DataIn1 17 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 78(_array -2((_dto c 7 i 0)))))
				(_port(_int DataOut1 18 0 78(_ent (_out))))
				(_port(_int DataOut2 18 0 78(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 82(_ent (_in))))
				(_port(_int Output 11 0 83(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 118(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 119(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 122(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 124(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 125(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 127(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 128(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 8 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 9 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 10 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 11 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 89(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 90(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 90(_arch(_uni))))
		(_sig(_int ReadData1 12 0 91(_arch(_uni))))
		(_sig(_int ReadData2 12 0 92(_arch(_uni))))
		(_sig(_int RegDst -2 0 97(_arch(_uni))))
		(_sig(_int Jump -2 0 98(_arch(_uni))))
		(_sig(_int Branch -2 0 99(_arch(_uni))))
		(_sig(_int MemRead -2 0 100(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 102(_arch(_uni))))
		(_sig(_int MemWrite -2 0 103(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 104(_arch(_uni))))
		(_sig(_int RegWrite -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 107(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 110(_arch(_uni))))
		(_sig(_int ALU_b 12 0 113(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 12 -1)
)
I 000051 55 1062          1653761945886 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653761945887 2022.05.28 13:19:05)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code f1a1a2a0f5a7ade2f3f0b5aaa5f6f9f2f2f7a5f6f4)
	(_ent
		(_time 1653761945875)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 9697          1653762200442 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653762200443 2022.05.28 13:23:20)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 44164146491210534e10001e1c434443474210424d)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 3 0 22(_ent (_in))))
				(_port(_int RegDst -2 0 23(_ent (_out))))
				(_port(_int Jump -2 0 24(_ent (_out))))
				(_port(_int Branch -2 0 25(_ent (_out))))
				(_port(_int MemRead -2 0 26(_ent (_out))))
				(_port(_int MemtoReg -2 0 27(_ent (_out))))
				(_port(_int ALUOp 4 0 28(_ent (_out))))
				(_port(_int MemWrite -2 0 29(_ent (_out))))
				(_port(_int ALUSrc -2 0 30(_ent (_out))))
				(_port(_int RegWrite -2 0 31(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 5 0 36(_ent (_in))))
				(_port(_int ALUOp 6 0 37(_ent (_in))))
				(_port(_int operacion 7 0 38(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 45(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 47(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 48(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 48(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 54(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 56(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 56(_ent (_in))))
				(_port(_int Data11 15 0 56(_ent (_in))))
				(_port(_int Selector -2 0 57(_ent (_in))))
				(_port(_int Result 8 0 58(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 62(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 64(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 64(_ent (_in))))
				(_port(_int Data1 15 0 64(_ent (_in))))
				(_port(_int Selector -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 66(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 66(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 72(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 72(_ent (_in))))
				(_port(_int Data03 15 0 72(_ent (_in))))
				(_port(_int Selector -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 74(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 74(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 79(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 81(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 81(_ent (_in))))
				(_port(_int ReadADR2 15 0 81(_ent (_in))))
				(_port(_int WriteADR1 9 0 82(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 83(_ent (_in))))
				(_port(_int clock -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 85(_ent (_out))))
				(_port(_int DataOut2 17 0 85(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 10 0 89(_ent (_in))))
				(_port(_int Output 10 0 90(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 94(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 96(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 97(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 97(_ent (_in))))
				(_port(_int MemoryWrite -2 0 98(_ent (_in))))
				(_port(_int MemoryRead -2 0 98(_ent (_in))))
				(_port(_int Clock -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 99(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 99(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 139(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 140(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 143(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 145(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 146(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 147(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 149(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 150(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 152(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 13 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 14 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 15 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 36(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 37(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 82(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 89(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 106(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 107(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 107(_arch(_uni))))
		(_sig(_int ReadData1 11 0 108(_arch(_uni))))
		(_sig(_int ReadData2 11 0 109(_arch(_uni))))
		(_sig(_int writeData 11 0 110(_arch(_uni))))
		(_sig(_int RegDst -2 0 114(_arch(_uni))))
		(_sig(_int Jump -2 0 115(_arch(_uni))))
		(_sig(_int Branch -2 0 116(_arch(_uni))))
		(_sig(_int MemRead -2 0 117(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 119(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 119(_arch(_uni))))
		(_sig(_int MemWrite -2 0 120(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 121(_arch(_uni))))
		(_sig(_int RegWrite -2 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1350 0 124(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 124(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 127(_arch(_uni))))
		(_sig(_int ALU_a 11 0 130(_arch(_uni))))
		(_sig(_int ALU_b 11 0 131(_arch(_uni))))
		(_sig(_int ALU_result 11 0 132(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 134(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1813          1653762691244 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653762691245 2022.05.28 13:31:31)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 71737670732573667025642b237675777877277724)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 9718          1653765432089 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653765432090 2022.05.28 14:17:12)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code ddd9808f808b89ca8f8a998785dadddadedb89dbd4)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 3 0 37(_ent (_in))))
				(_port(_int RegDst -2 0 38(_ent (_out))))
				(_port(_int Jump -2 0 39(_ent (_out))))
				(_port(_int Branch -2 0 40(_ent (_out))))
				(_port(_int MemRead -2 0 41(_ent (_out))))
				(_port(_int MemtoReg -2 0 42(_ent (_out))))
				(_port(_int ALUOp 4 0 43(_ent (_out))))
				(_port(_int MemWrite -2 0 44(_ent (_out))))
				(_port(_int ALUSrc -2 0 45(_ent (_out))))
				(_port(_int RegWrite -2 0 46(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int ALUOp 6 0 52(_ent (_in))))
				(_port(_int operacion 7 0 53(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 60(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 62(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 63(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 63(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 71(_ent (_in))))
				(_port(_int Data11 15 0 71(_ent (_in))))
				(_port(_int Selector -2 0 72(_ent (_in))))
				(_port(_int Result 8 0 73(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 79(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 79(_ent (_in))))
				(_port(_int Data1 15 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 81(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 81(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 87(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 87(_ent (_in))))
				(_port(_int Data03 15 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 89(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 89(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 94(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 96(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 96(_ent (_in))))
				(_port(_int ReadADR2 15 0 96(_ent (_in))))
				(_port(_int WriteADR1 9 0 97(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 98(_ent (_in))))
				(_port(_int clock -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 99(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 100(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 100(_ent (_out))))
				(_port(_int DataOut2 17 0 100(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 10 0 104(_ent (_in))))
				(_port(_int Output 10 0 105(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 109(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 111(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 112(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 112(_ent (_in))))
				(_port(_int MemoryWrite -2 0 113(_ent (_in))))
				(_port(_int MemoryRead -2 0 113(_ent (_in))))
				(_port(_int Clock -2 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 114(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 114(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 154(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 155(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 158(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 160(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 161(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 162(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 164(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 165(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 167(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 13 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 14 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 15 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 51(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 52(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 97(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 104(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 122(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 122(_arch(_uni))))
		(_sig(_int ReadData1 11 0 123(_arch(_uni))))
		(_sig(_int ReadData2 11 0 124(_arch(_uni))))
		(_sig(_int writeData 11 0 125(_arch(_uni))))
		(_sig(_int RegDst -2 0 129(_arch(_uni))))
		(_sig(_int Jump -2 0 130(_arch(_uni))))
		(_sig(_int Branch -2 0 131(_arch(_uni))))
		(_sig(_int MemRead -2 0 132(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1356 0 134(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 134(_arch(_uni))))
		(_sig(_int MemWrite -2 0 135(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 136(_arch(_uni))))
		(_sig(_int RegWrite -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 139(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 139(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 142(_arch(_uni))))
		(_sig(_int ALU_a 11 0 145(_arch(_uni))))
		(_sig(_int ALU_b 11 0 146(_arch(_uni))))
		(_sig(_int ALU_result 11 0 147(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 149(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1813          1653765599456 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653765599457 2022.05.28 14:19:59)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code acf9abfbfcf8aebbadf8b9f6feaba8aaa5aafaaaf9)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1144          1653765606160 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653765606161 2022.05.28 14:20:06)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code db89db89da8d8ace8f89c881dcdd8edcdfdcd9dd8d)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 11584         1653766182027 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653766182028 2022.05.28 14:29:42)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4e41484c12181a591f190a1416494e494d481a4847)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 45(_ent (_in))))
				(_port(_int RegDst -2 0 46(_ent (_out))))
				(_port(_int Jump -2 0 47(_ent (_out))))
				(_port(_int Branch -2 0 48(_ent (_out))))
				(_port(_int MemRead -2 0 49(_ent (_out))))
				(_port(_int MemtoReg -2 0 50(_ent (_out))))
				(_port(_int ALUOp 5 0 51(_ent (_out))))
				(_port(_int MemWrite -2 0 52(_ent (_out))))
				(_port(_int ALUSrc -2 0 53(_ent (_out))))
				(_port(_int RegWrite -2 0 54(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 59(_ent (_in))))
				(_port(_int ALUOp 7 0 60(_ent (_in))))
				(_port(_int operacion 8 0 61(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 68(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 70(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 70(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 71(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 79(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 79(_ent (_in))))
				(_port(_int Data11 16 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_port(_int Result 9 0 81(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 87(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 87(_ent (_in))))
				(_port(_int Data1 16 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 89(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 93(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 95(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 16 0 95(_ent (_in))))
				(_port(_int Data03 16 0 95(_ent (_in))))
				(_port(_int Selector -2 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 97(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 17 0 97(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 102(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 104(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 16 0 104(_ent (_in))))
				(_port(_int ReadADR2 16 0 104(_ent (_in))))
				(_port(_int WriteADR1 10 0 105(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 106(_ent (_in))))
				(_port(_int clock -2 0 106(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 107(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 17 0 107(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 108(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 18 0 108(_ent (_out))))
				(_port(_int DataOut2 18 0 108(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 112(_ent (_in))))
				(_port(_int Output 11 0 113(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 119(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 16 0 119(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 120(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 17 0 120(_ent (_in))))
				(_port(_int MemoryWrite -2 0 121(_ent (_in))))
				(_port(_int MemoryRead -2 0 121(_ent (_in))))
				(_port(_int Clock -2 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 122(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 18 0 122(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 31(_ent((i 32)))))
				(_port(_int Branch -2 0 33(_ent (_in))))
				(_port(_int Zero -2 0 33(_ent (_in))))
				(_port(_int Jump -2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 34(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 16 0 34(_ent (_in))))
				(_port(_int Instruction 16 0 34(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 35(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 17 0 35(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 36(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 18 0 36(_ent (_in))))
				(_port(_int clock -2 0 37(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 3 0 23(_ent (_in))))
				(_port(_int Output 3 0 24(_ent (_out))))
				(_port(_int clock -2 0 25(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 168(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 169(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 172(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 174(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 175(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 176(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 178(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 179(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 181(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 183(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 184(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 16 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 17 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 18 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 45(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 59(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 105(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 112(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 129(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 130(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 130(_arch(_uni))))
		(_sig(_int ReadData1 12 0 131(_arch(_uni))))
		(_sig(_int ReadData2 12 0 132(_arch(_uni))))
		(_sig(_int writeData 12 0 133(_arch(_uni))))
		(_sig(_int RegDst -2 0 137(_arch(_uni))))
		(_sig(_int Jump -2 0 138(_arch(_uni))))
		(_sig(_int Branch -2 0 139(_arch(_uni))))
		(_sig(_int MemRead -2 0 140(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 142(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 142(_arch(_uni))))
		(_sig(_int MemWrite -2 0 143(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 144(_arch(_uni))))
		(_sig(_int RegWrite -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 147(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 147(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 150(_arch(_uni))))
		(_sig(_int ReadAddress 12 0 151(_arch(_uni))))
		(_sig(_int NextAddress 12 0 152(_arch(_uni))))
		(_sig(_int ALU_a 12 0 158(_arch(_uni))))
		(_sig(_int ALU_b 12 0 159(_arch(_uni))))
		(_sig(_int ALU_result 12 0 160(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 161(_arch(_uni))))
		(_sig(_int read_data_mem 12 0 163(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 19 -1)
)
I 000051 55 11584         1653766193905 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653766193906 2022.05.28 14:29:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code c1949c94c99795d69096859b99c6c1c6c2c795c7c8)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 45(_ent (_in))))
				(_port(_int RegDst -2 0 46(_ent (_out))))
				(_port(_int Jump -2 0 47(_ent (_out))))
				(_port(_int Branch -2 0 48(_ent (_out))))
				(_port(_int MemRead -2 0 49(_ent (_out))))
				(_port(_int MemtoReg -2 0 50(_ent (_out))))
				(_port(_int ALUOp 5 0 51(_ent (_out))))
				(_port(_int MemWrite -2 0 52(_ent (_out))))
				(_port(_int ALUSrc -2 0 53(_ent (_out))))
				(_port(_int RegWrite -2 0 54(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 59(_ent (_in))))
				(_port(_int ALUOp 7 0 60(_ent (_in))))
				(_port(_int operacion 8 0 61(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 68(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 70(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 70(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 71(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 79(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 79(_ent (_in))))
				(_port(_int Data11 16 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_port(_int Result 9 0 81(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 87(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 87(_ent (_in))))
				(_port(_int Data1 16 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 89(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 93(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 95(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 16 0 95(_ent (_in))))
				(_port(_int Data03 16 0 95(_ent (_in))))
				(_port(_int Selector -2 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 97(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 17 0 97(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 102(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 104(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 16 0 104(_ent (_in))))
				(_port(_int ReadADR2 16 0 104(_ent (_in))))
				(_port(_int WriteADR1 10 0 105(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 106(_ent (_in))))
				(_port(_int clock -2 0 106(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 107(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 17 0 107(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 108(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 18 0 108(_ent (_out))))
				(_port(_int DataOut2 18 0 108(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 112(_ent (_in))))
				(_port(_int Output 11 0 113(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 119(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 16 0 119(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 120(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 17 0 120(_ent (_in))))
				(_port(_int MemoryWrite -2 0 121(_ent (_in))))
				(_port(_int MemoryRead -2 0 121(_ent (_in))))
				(_port(_int Clock -2 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 122(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 18 0 122(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 31(_ent((i 32)))))
				(_port(_int Branch -2 0 33(_ent (_in))))
				(_port(_int Zero -2 0 33(_ent (_in))))
				(_port(_int Jump -2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 34(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 16 0 34(_ent (_in))))
				(_port(_int Instruction 16 0 34(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 35(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 17 0 35(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 36(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 18 0 36(_ent (_in))))
				(_port(_int clock -2 0 37(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 3 0 23(_ent (_in))))
				(_port(_int Output 3 0 24(_ent (_out))))
				(_port(_int clock -2 0 25(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 168(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 169(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 172(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 174(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 175(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 176(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 178(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 179(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 181(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 183(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 184(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 16 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 17 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 18 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 45(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 59(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 105(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 112(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 129(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 130(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 130(_arch(_uni))))
		(_sig(_int ReadData1 12 0 131(_arch(_uni))))
		(_sig(_int ReadData2 12 0 132(_arch(_uni))))
		(_sig(_int writeData 12 0 133(_arch(_uni))))
		(_sig(_int RegDst -2 0 137(_arch(_uni))))
		(_sig(_int Jump -2 0 138(_arch(_uni))))
		(_sig(_int Branch -2 0 139(_arch(_uni))))
		(_sig(_int MemRead -2 0 140(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 142(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 142(_arch(_uni))))
		(_sig(_int MemWrite -2 0 143(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 144(_arch(_uni))))
		(_sig(_int RegWrite -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 147(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 147(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 150(_arch(_uni))))
		(_sig(_int ReadAddress 12 0 151(_arch(_uni))))
		(_sig(_int NextAddress 12 0 152(_arch(_uni))))
		(_sig(_int ALU_a 12 0 158(_arch(_uni))))
		(_sig(_int ALU_b 12 0 159(_arch(_uni))))
		(_sig(_int ALU_result 12 0 160(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 161(_arch(_uni))))
		(_sig(_int read_data_mem 12 0 163(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 19 -1)
)
I 000051 55 11161         1653766436038 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653766436039 2022.05.28 14:33:56)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 8e8f8880d2d8da99df8fcad4d6898e898d88da8887)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 76(_ent (_in))))
				(_port(_int Data11 13 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 84(_ent (_in))))
				(_port(_int Data1 13 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 92(_ent (_in))))
				(_port(_int Data03 13 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 101(_ent (_in))))
				(_port(_int ReadADR2 13 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 105(_ent (_out))))
				(_port(_int DataOut2 15 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 31(_ent (_in))))
				(_port(_int Instruction 13 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 33(_ent (_in))))
				(_port(_int clock -2 0 34(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 165(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 166(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 169(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 171(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 172(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 173(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 175(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 176(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 178(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 180(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 181(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 126(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 127(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 127(_arch(_uni))))
		(_sig(_int ReadData1 9 0 128(_arch(_uni))))
		(_sig(_int ReadData2 9 0 129(_arch(_uni))))
		(_sig(_int writeData 9 0 130(_arch(_uni))))
		(_sig(_int RegDst -2 0 134(_arch(_uni))))
		(_sig(_int Jump -2 0 135(_arch(_uni))))
		(_sig(_int Branch -2 0 136(_arch(_uni))))
		(_sig(_int MemRead -2 0 137(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 139(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 139(_arch(_uni))))
		(_sig(_int MemWrite -2 0 140(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 141(_arch(_uni))))
		(_sig(_int RegWrite -2 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 144(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 144(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 147(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 148(_arch(_uni))))
		(_sig(_int NextAddress 9 0 149(_arch(_uni))))
		(_sig(_int ALU_a 9 0 155(_arch(_uni))))
		(_sig(_int ALU_b 9 0 156(_arch(_uni))))
		(_sig(_int ALU_result 9 0 157(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 158(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 160(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3787          1653766944082 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653766944083 2022.05.28 14:42:24)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 1d18471a1c4b4a0a1d4e0f46491b1e1a191b141b4b)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3564          1653857474475 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653857474476 2022.05.29 15:51:14)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 7b2d2a7b2b2d2a6d7d2869212b7c787c7b7c797c7e)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
				(_port(_int clock -2 0 36(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1034          1653857509908 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653857509909 2022.05.29 15:51:49)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e9ededbae3bfbdffebbff9b3bbeee9efeaeee9efea)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1813          1653857845293 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653857845294 2022.05.29 15:57:25)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 080a0b0e035c0a1f095c1d525a0f0c0e010e5e0e5d)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1034          1653858181314 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858181315 2022.05.29 16:03:01)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 9797949893c1c38195c287cdc59097919490979194)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1080          1653858304479 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858304480 2022.05.29 16:05:04)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code aba9affcfafdffbda9fdbbf1f9acabada8acabada8)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1080          1653858321194 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858321195 2022.05.29 16:05:21)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code faf4ffaaa8acaeecf8aceaa0a8fdfafcf9fdfafcf9)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1769          1653859167328 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859167329 2022.05.29 16:19:27)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 37376132336335203663226d653033313e31613162)
	(_ent
		(_time 1653859167326)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1887          1653859292001 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859292002 2022.05.29 16:21:31)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 37363132336335203665226d653033313e31613162)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_sig(_int Next_address_s 5 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(7)(8)(9)(10)(12))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(5))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1769          1653859598558 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859598559 2022.05.29 16:26:38)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code b9bfbaedb3edbbaeb8edace3ebbebdbfb0bfefbfec)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1769          1653859686369 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859686370 2022.05.29 16:28:06)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code aeaffff9f8faacb9affabbf4fca9aaa8a7a8f8a8fb)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1839          1653859825784 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859825785 2022.05.29 16:30:25)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 4c431e4e1c184e5b4d1859161e4b484a454a1a4a19)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int result_next 5 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1839          1653859943071 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859943072 2022.05.29 16:32:23)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 6d6f686d3a396f7a6c3978373f6a696b646b3b6b38)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int result_next 5 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(11))(_sens(10)(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1727          1653860010851 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653860010852 2022.05.29 16:33:30)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 323067373366302533652768603536343b34643467)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(10)(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1727          1653860068307 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653860068308 2022.05.29 16:34:28)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code a0a4f5f7a3f4a2b7a1f7b5faf2a7a4a6a9a6f6a6f5)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3472          1653860144346 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653860144347 2022.05.29 16:35:44)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code aeafa9f8f9f8ffb8a8fdbcf4fea9ada9aea9aca9ab)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3472          1653860708995 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653860708996 2022.05.29 16:45:08)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 4f484a4c1b191e59491c5d151f484c484f484d484a)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1727          1653861030618 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653861030619 2022.05.29 16:50:30)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code a8fafcffa3fcaabfa9ffbdf2faafacaea1aefeaefd)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11069         1653861257539 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861257540 2022.05.29 16:54:17)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 1212421519444605431256484a151215111446141b)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 75(_ent (_in))))
				(_port(_int Data11 13 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 83(_ent (_in))))
				(_port(_int Data1 13 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 91(_ent (_in))))
				(_port(_int Data03 13 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 100(_ent (_in))))
				(_port(_int ReadADR2 13 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 104(_ent (_out))))
				(_port(_int DataOut2 15 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 30(_ent (_in))))
				(_port(_int Instruction 13 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 164(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 165(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 168(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 170(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 171(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 172(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 174(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 175(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 177(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 179(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 180(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 125(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 126(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 126(_arch(_uni))))
		(_sig(_int ReadData1 9 0 127(_arch(_uni))))
		(_sig(_int ReadData2 9 0 128(_arch(_uni))))
		(_sig(_int writeData 9 0 129(_arch(_uni))))
		(_sig(_int RegDst -2 0 133(_arch(_uni))))
		(_sig(_int Jump -2 0 134(_arch(_uni))))
		(_sig(_int Branch -2 0 135(_arch(_uni))))
		(_sig(_int MemRead -2 0 136(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 138(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 138(_arch(_uni))))
		(_sig(_int MemWrite -2 0 139(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 140(_arch(_uni))))
		(_sig(_int RegWrite -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 143(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 143(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 146(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 147(_arch(_uni))))
		(_sig(_int NextAddress 9 0 148(_arch(_uni))))
		(_sig(_int ALU_a 9 0 154(_arch(_uni))))
		(_sig(_int ALU_b 9 0 155(_arch(_uni))))
		(_sig(_int ALU_result 9 0 156(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 157(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 159(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11069         1653861459458 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861459459 2022.05.29 16:57:39)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d4d58886d98280c385d4908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 75(_ent (_in))))
				(_port(_int Data11 13 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 83(_ent (_in))))
				(_port(_int Data1 13 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 91(_ent (_in))))
				(_port(_int Data03 13 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 100(_ent (_in))))
				(_port(_int ReadADR2 13 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 104(_ent (_out))))
				(_port(_int DataOut2 15 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 30(_ent (_in))))
				(_port(_int Instruction 13 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 164(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 165(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 168(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 170(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 171(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 172(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 174(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 175(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 177(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 179(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 180(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 125(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 126(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 126(_arch(_uni))))
		(_sig(_int ReadData1 9 0 127(_arch(_uni))))
		(_sig(_int ReadData2 9 0 128(_arch(_uni))))
		(_sig(_int writeData 9 0 129(_arch(_uni))))
		(_sig(_int RegDst -2 0 133(_arch(_uni))))
		(_sig(_int Jump -2 0 134(_arch(_uni))))
		(_sig(_int Branch -2 0 135(_arch(_uni))))
		(_sig(_int MemRead -2 0 136(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 138(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 138(_arch(_uni))))
		(_sig(_int MemWrite -2 0 139(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 140(_arch(_uni))))
		(_sig(_int RegWrite -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 143(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 143(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 146(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 147(_arch(_uni))))
		(_sig(_int NextAddress 9 0 148(_arch(_uni))))
		(_sig(_int ALU_a 9 0 154(_arch(_uni))))
		(_sig(_int ALU_b 9 0 155(_arch(_uni))))
		(_sig(_int ALU_result 9 0 156(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 157(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 159(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11702         1653861964847 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861964848 2022.05.29 17:06:04)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0206000409545615520446585a050205010456040b)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData1 11 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1417          1653862166046 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653862166047 2022.05.29 17:09:26)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code f6f4f5a6a6a1f7e1f7f6e4acf1f0a5f0f5f0a0f0a3)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3415          1653862652419 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653862652420 2022.05.29 17:17:32)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code dd8b8c8f8c8a8ecbd68ece8688dbd8dadfdadedadf)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(3)(4)(5))(_mon)(_read(8)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653862694363 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653862694364 2022.05.29 17:18:14)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code aeacacf9fef9fdb8a5fcbdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4632          1653862751353 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653862751354 2022.05.29 17:19:11)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 46421444411016504213021c12401240104144414f)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4632          1653862834298 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653862834299 2022.05.29 17:20:34)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 50515753510600465405140a045604560657525759)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 11702         1653862875002 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653862875003 2022.05.29 17:21:15)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4f48194d10191b581f490b1517484f484c491b4946)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData1 11 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11650         1653863240195 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653863240196 2022.05.29 17:27:20)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d2858280d98486c5838296888ad5d2d5d1d486d4db)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3787          1653863815851 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653863815852 2022.05.29 17:36:55)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7a7a277b7e2c2d6d7a2968212e7c797d7e7c737c2c)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1080          1653863857539 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653863857540 2022.05.29 17:37:37)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 525452515304064450044208005552545155525451)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653864166954 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653864166955 2022.05.29 17:42:46)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 00550006555657170051125b540603070406090656)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3787          1653864323097 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653864323098 2022.05.29 17:45:23)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code ece8b4bfeababbfbecbffeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3415          1653864378269 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864378270 2022.05.29 17:46:18)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 70777071752723667b23632b257675777277737772)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3408          1653864473756 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864473757 2022.05.29 17:47:53)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 6d6d686d3c3a3e7b663b7e36386b686a6f6a6e6a6f)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653864672810 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864672811 2022.05.29 17:51:12)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 030c00050554501508511058560506040104000401)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653865118202 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653865118203 2022.05.29 17:58:38)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code d2d18380d58581c4d981c18987d4d7d5d0d5d1d5d0)
	(_ent
		(_time 1653865118200)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653865167783 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653865167784 2022.05.29 17:59:27)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 7c7a7d7d262a286b2d2c3826247b7c7b7f7a287a75)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3408          1653866189479 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866189480 2022.05.29 18:16:29)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 7325747275242065787d6028267576747174707471)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653866647975 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866647976 2022.05.29 18:24:07)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 77217176752024617c24642c227172707570747075)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3835          1653866930460 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653866930461 2022.05.29 18:28:50)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code ecbce6bfeababbfbecbdfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1020          1653866933813 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653866933814 2022.05.29 18:28:53)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 0b0c090d5c5d5a1c09051e505f0c080d0e0c0e0c08)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653866933844 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653866933845 2022.05.29 18:28:53)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 2a2c222e2e7c7d3d2a7b38717e2c292d2e2c232c7c)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1653866933871 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653866933872 2022.05.29 18:28:53)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 4a4c4a48481c1b5c484e09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3415          1653866933907 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866933908 2022.05.29 18:28:53)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 696e6a69653e3a7f623a7a323c6f6c6e6b6e6a6e6b)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1080          1653866933932 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653866933933 2022.05.29 18:28:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 797e7878732f2d6f7b2f69232b7e797f7a7e797f7a)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1653866933960 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653866933961 2022.05.29 18:28:53)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 989f999793cc9a8f99cf8dc2ca9f9c9e919ece9ecd)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653866933993 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653866933994 2022.05.29 18:28:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b7b1e2e3b9e1e3a0e6e7f3edefb0b7b0b4b1e3b1be)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1653866934024 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653866934025 2022.05.29 18:28:54)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code d6d0d384d18086c0d283928c82d082d080d1d4d1df)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653866934055 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934056 2022.05.29 18:28:54)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code f6f0a3a7f5a0aae5f6f7b2ada2f1fef5f7f0a2f1f3)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653866934084 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934085 2022.05.29 18:28:54)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 15134313154349061614514e41121d161713411210)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1653866934114 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934115 2022.05.29 18:28:54)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 34326230356268273635706f60333c373732603331)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1653866934143 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653866934144 2022.05.29 18:28:54)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 535550500305024607014009545506545754515505)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1653866934176 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653866934177 2022.05.29 18:28:54)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 737572722624726472736129747520757075257526)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1653866934208 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653866934209 2022.05.29 18:28:54)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 9295909c92c4c38494c180c8c29591959295909597)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3497          1653870879804 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653870879805 2022.05.29 19:34:39)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0c08090a5a5b5f1a060a1f57590a090b0e0b0f0b0e)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
V 000051 55 1020          1653870886794 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653870886795 2022.05.29 19:34:46)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 6466656465323573666a713f306367626163616367)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653870886821 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653870886822 2022.05.29 19:34:46)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7370787225252464732261282775707477757a7525)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000045 55 1285          1653870886852 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653870886853 2022.05.29 19:34:46)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 9291919dc3c4c3849096d1c9c6949394c195979493)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1653870886877 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653870886878 2022.05.29 19:34:46)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b2b0b2e6b5e5e1a4b8b4a1e9e7b4b7b5b0b5b1b5b0)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1653870886909 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653870886910 2022.05.29 19:34:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d1d3d383d38785c7d387c18b83d6d1d7d2d6d1d7d2)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1727          1653870886930 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653870886931 2022.05.29 19:34:46)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code e1e3e3b2e3b5e3f6e0b6f4bbb3e6e5e7e8e7b7e7b4)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 11612         1653870886961 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653870886962 2022.05.29 19:34:46)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 00035706095654175150445a580700070306540609)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
V 000051 55 4632          1653870886995 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653870886996 2022.05.29 19:34:46)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 1f1c181848494f091b4a5b454b194b1949181d1816)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1074          1653870887024 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887025 2022.05.29 19:34:47)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3e3d693a6e68622d3e3f7a656a39363d3f386a393b)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1060          1653870887046 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887047 2022.05.29 19:34:47)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 5e5d095c0e08024d5d5f1a050a59565d5c580a595b)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1062          1653870887072 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887073 2022.05.29 19:34:47)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 6d6e3a6c3c3b317e6f6c2936396a656e6e6b396a68)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1144          1653870887092 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653870887093 2022.05.29 19:34:47)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 8c8f8e828cdadd99d8de9fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1417          1653870887118 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653870887119 2022.05.29 19:34:47)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 9c9f9c9399cb9d8b9d9c8ec69b9acf9a9f9aca9ac9)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3472          1653870887140 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653870887141 2022.05.29 19:34:47)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code bbb9b8eeebedeaadbde8a9e1ebbcb8bcbbbcb9bcbe)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
V 000051 55 3787          1653872124880 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653872124881 2022.05.29 19:55:24)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 92979d9dc5c4c58592c080c9c694919596949b94c4)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1080          1653873134266 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873134267 2022.05.29 20:12:14)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 818fd58f83d7d59783d791dbd38681878286818782)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
V 000051 55 3497          1653873145596 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653873145597 2022.05.29 20:12:25)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c195ca94c59692d7cbc7d29a94c7c4c6c3c6c2c6c3)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1653873218197 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873218198 2022.05.29 20:13:38)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 623067626334367460347238306562646165626461)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1080          1653873445684 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873445685 2022.05.29 20:17:25)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code fffdabafaaa9abe9fda9efa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
