

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8'
================================================================
* Date:           Sun Sep 15 03:58:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       80|       80|         3|          2|          2|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln82_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln82"   --->   Operation 9 'read' 'zext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln82_cast = zext i6 %zext_ln82_read"   --->   Operation 10 'zext' 'zext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten53"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond103"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i6 %indvar_flatten53" [nn.cpp:84]   --->   Operation 15 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.94ns)   --->   "%icmp_ln84 = icmp_eq  i6 %indvar_flatten53_load, i6 40" [nn.cpp:84]   --->   Operation 16 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.94ns)   --->   "%add_ln84_1 = add i6 %indvar_flatten53_load, i6 1" [nn.cpp:84]   --->   Operation 18 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc123, void %VITIS_LOOP_92_9.exitStub" [nn.cpp:84]   --->   Operation 19 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [nn.cpp:85]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [nn.cpp:84]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.77ns)   --->   "%add_ln84 = add i4 %i_load, i4 1" [nn.cpp:84]   --->   Operation 22 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.56ns)   --->   "%icmp_ln85 = icmp_eq  i64 %j_load, i64 4" [nn.cpp:85]   --->   Operation 23 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i64 0, i64 %j_load" [nn.cpp:84]   --->   Operation 24 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i4 %add_ln84, i4 %i_load" [nn.cpp:84]   --->   Operation 25 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i64 %select_ln84" [nn.cpp:85]   --->   Operation 26 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i64 %select_ln84" [nn.cpp:85]   --->   Operation 27 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.84ns)   --->   "%switch_ln87 = switch i2 %trunc_ln85_1, void %arrayidx1193.case.3, i2 0, void %arrayidx1193.case.0, i2 1, void %arrayidx1193.case.1, i2 2, void %arrayidx1193.case.2" [nn.cpp:87]   --->   Operation 28 'switch' 'switch_ln87' <Predicate = (!icmp_ln84)> <Delay = 1.84>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln85 = store i6 %add_ln84_1, i6 %indvar_flatten53" [nn.cpp:85]   --->   Operation 29 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln85 = store i4 %select_ln84_1, i4 %i" [nn.cpp:85]   --->   Operation 30 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.02>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln84_1, i6 0" [nn.cpp:87]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85 = add i10 %trunc_ln85, i10 %zext_ln82_cast" [nn.cpp:85]   --->   Operation 32 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i10 %tmp_s, i10 %add_ln85" [nn.cpp:87]   --->   Operation 33 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %add_ln87" [nn.cpp:87]   --->   Operation 34 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_weights_addr = getelementptr i13 %layer2_weights, i64 0, i64 %zext_ln87" [nn.cpp:87]   --->   Operation 35 'getelementptr' 'layer2_weights_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%layer2_weights_load = load i10 %layer2_weights_addr" [nn.cpp:87]   --->   Operation 36 'load' 'layer2_weights_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 640> <ROM>
ST_3 : Operation 37 [1/1] (3.56ns)   --->   "%add_ln85_1 = add i64 %select_ln84, i64 1" [nn.cpp:85]   --->   Operation 37 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln85 = store i64 %add_ln85_1, i64 %j" [nn.cpp:85]   --->   Operation 38 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.cond103" [nn.cpp:85]   --->   Operation 39 'br' 'br_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_7_VITIS_LOOP_85_8_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %select_ln84_1" [nn.cpp:84]   --->   Operation 41 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:86]   --->   Operation 42 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nn.cpp:85]   --->   Operation 43 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%layer2_weights_load = load i10 %layer2_weights_addr" [nn.cpp:87]   --->   Operation 44 'load' 'layer2_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 640> <ROM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2_addr = getelementptr i13 %layer2_weight_tile_2, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 45 'getelementptr' 'layer2_weight_tile_2_addr' <Predicate = (trunc_ln85_1 == 2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln87 = store i13 %layer2_weights_load, i4 %layer2_weight_tile_2_addr" [nn.cpp:87]   --->   Operation 46 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 47 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1_addr = getelementptr i13 %layer2_weight_tile_1, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 48 'getelementptr' 'layer2_weight_tile_1_addr' <Predicate = (trunc_ln85_1 == 1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.15ns)   --->   "%store_ln87 = store i13 %layer2_weights_load, i4 %layer2_weight_tile_1_addr" [nn.cpp:87]   --->   Operation 49 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 50 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_weight_tile_addr = getelementptr i13 %layer2_weight_tile, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 51 'getelementptr' 'layer2_weight_tile_addr' <Predicate = (trunc_ln85_1 == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.15ns)   --->   "%store_ln87 = store i13 %layer2_weights_load, i4 %layer2_weight_tile_addr" [nn.cpp:87]   --->   Operation 52 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 53 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 0)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3_addr = getelementptr i13 %layer2_weight_tile_3, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 54 'getelementptr' 'layer2_weight_tile_3_addr' <Predicate = (trunc_ln85_1 == 3)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.15ns)   --->   "%store_ln87 = store i13 %layer2_weights_load, i4 %layer2_weight_tile_3_addr" [nn.cpp:87]   --->   Operation 55 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 56 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01110]
i                         (alloca           ) [ 01100]
indvar_flatten53          (alloca           ) [ 01100]
zext_ln82_read            (read             ) [ 00000]
zext_ln82_cast            (zext             ) [ 01110]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
br_ln0                    (br               ) [ 00000]
indvar_flatten53_load     (load             ) [ 00000]
icmp_ln84                 (icmp             ) [ 01110]
speclooptripcount_ln0     (speclooptripcount) [ 00000]
add_ln84_1                (add              ) [ 00000]
br_ln84                   (br               ) [ 00000]
j_load                    (load             ) [ 00000]
i_load                    (load             ) [ 00000]
add_ln84                  (add              ) [ 00000]
icmp_ln85                 (icmp             ) [ 00000]
select_ln84               (select           ) [ 01010]
select_ln84_1             (select           ) [ 01111]
trunc_ln85                (trunc            ) [ 01010]
trunc_ln85_1              (trunc            ) [ 01111]
switch_ln87               (switch           ) [ 00000]
store_ln85                (store            ) [ 00000]
store_ln85                (store            ) [ 00000]
tmp_s                     (bitconcatenate   ) [ 00000]
add_ln85                  (add              ) [ 00000]
add_ln87                  (add              ) [ 00000]
zext_ln87                 (zext             ) [ 00000]
layer2_weights_addr       (getelementptr    ) [ 00101]
add_ln85_1                (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
br_ln85                   (br               ) [ 00000]
specloopname_ln0          (specloopname     ) [ 00000]
zext_ln84                 (zext             ) [ 00000]
specpipeline_ln86         (specpipeline     ) [ 00000]
specloopname_ln85         (specloopname     ) [ 00000]
layer2_weights_load       (load             ) [ 00000]
layer2_weight_tile_2_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_1_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_addr   (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_3_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
ret_ln0                   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_weight_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_weight_tile_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_weight_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_weight_tile_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_84_7_VITIS_LOOP_85_8_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten53_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln82_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln82_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="layer2_weights_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="13" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="layer2_weight_tile_2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="13" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_2_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln87_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="layer2_weight_tile_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_1_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln87_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="13" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="layer2_weight_tile_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln87_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="layer2_weight_tile_3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_3_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln87_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln82_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten53_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln84_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln84_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln84_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln85_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln84_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="64" slack="0"/>
<pin id="201" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln84_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln85_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln85_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln85_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="1"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln85_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="1"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="1"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln85_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="0" index="1" bw="6" slack="2"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln87_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln87_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln85_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln85_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="2"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln84_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="2"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvar_flatten53_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="291" class="1005" name="zext_ln82_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="2"/>
<pin id="293" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln82_cast "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln84_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="300" class="1005" name="select_ln84_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="305" class="1005" name="select_ln84_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln85_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="1"/>
<pin id="313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln85_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="2"/>
<pin id="318" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln85_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="layer2_weights_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="83" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="83" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="70" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="191" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="185" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="182" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="197" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="197" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="173" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="205" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="246"><net_src comp="231" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="273"><net_src comp="58" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="280"><net_src comp="62" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="287"><net_src comp="66" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="294"><net_src comp="145" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="299"><net_src comp="167" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="197" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="308"><net_src comp="205" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="314"><net_src comp="213" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="319"><net_src comp="217" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="76" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_weight_tile | {4 }
	Port: layer2_weight_tile_1 | {4 }
	Port: layer2_weight_tile_2 | {4 }
	Port: layer2_weight_tile_3 | {4 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 : zext_ln82 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 : layer2_weights | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln84 : 1
		add_ln84_1 : 1
		br_ln84 : 2
		add_ln84 : 1
		icmp_ln85 : 1
		select_ln84 : 2
		select_ln84_1 : 2
		trunc_ln85 : 3
		trunc_ln85_1 : 3
		switch_ln87 : 4
		store_ln85 : 2
		store_ln85 : 3
	State 3
		add_ln87 : 1
		zext_ln87 : 2
		layer2_weights_addr : 3
		layer2_weights_load : 4
		store_ln85 : 1
	State 4
		layer2_weight_tile_2_addr : 1
		store_ln87 : 2
		layer2_weight_tile_1_addr : 1
		store_ln87 : 2
		layer2_weight_tile_addr : 1
		store_ln87 : 2
		layer2_weight_tile_3_addr : 1
		store_ln87 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln84_1_fu_173     |    0    |    14   |
|          |      add_ln84_fu_185      |    0    |    13   |
|    add   |      add_ln85_fu_238      |    0    |    10   |
|          |      add_ln87_fu_242      |    0    |    10   |
|          |     add_ln85_1_fu_253     |    0    |    71   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln84_fu_167     |    0    |    14   |
|          |      icmp_ln85_fu_191     |    0    |    71   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln84_fu_197    |    0    |    64   |
|          |    select_ln84_1_fu_205   |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln82_read_read_fu_70 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln82_cast_fu_145   |    0    |    0    |
|   zext   |      zext_ln87_fu_248     |    0    |    0    |
|          |      zext_ln84_fu_263     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln85_fu_213     |    0    |    0    |
|          |    trunc_ln85_1_fu_217    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_231       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   271   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_277         |    4   |
|     icmp_ln84_reg_296     |    1   |
|  indvar_flatten53_reg_284 |    6   |
|         j_reg_270         |   64   |
|layer2_weights_addr_reg_320|   10   |
|   select_ln84_1_reg_305   |    4   |
|    select_ln84_reg_300    |   64   |
|    trunc_ln85_1_reg_316   |    2   |
|     trunc_ln85_reg_311    |   10   |
|   zext_ln82_cast_reg_291  |   10   |
+---------------------------+--------+
|           Total           |   175  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   271  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   175  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   175  |   280  |
+-----------+--------+--------+--------+
