
SR_projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08007d24  08007d24  00017d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e28  08007e28  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007e28  08007e28  00017e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e30  08007e30  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e30  08007e30  00017e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e34  08007e34  00017e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  20000070  08007ea8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  08007ea8  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bbd8  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003df0  00000000  00000000  0003bc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  0003fa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d8  00000000  00000000  00041100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c889  00000000  00000000  000425d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e6d9  00000000  00000000  0006ee61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103406  00000000  00000000  0008d53a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00190940  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006118  00000000  00000000  00190990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d0c 	.word	0x08007d0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007d0c 	.word	0x08007d0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08c      	sub	sp, #48	; 0x30
 8000ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba6:	f107 031c 	add.w	r3, r7, #28
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]
 8000bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bb6:	4b9d      	ldr	r3, [pc, #628]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bba:	4a9c      	ldr	r2, [pc, #624]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bbc:	f043 0310 	orr.w	r3, r3, #16
 8000bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bc2:	4b9a      	ldr	r3, [pc, #616]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc6:	f003 0310 	and.w	r3, r3, #16
 8000bca:	61bb      	str	r3, [r7, #24]
 8000bcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bce:	4b97      	ldr	r3, [pc, #604]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd2:	4a96      	ldr	r2, [pc, #600]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bd4:	f043 0304 	orr.w	r3, r3, #4
 8000bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bda:	4b94      	ldr	r3, [pc, #592]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bde:	f003 0304 	and.w	r3, r3, #4
 8000be2:	617b      	str	r3, [r7, #20]
 8000be4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000be6:	4b91      	ldr	r3, [pc, #580]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bea:	4a90      	ldr	r2, [pc, #576]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bf2:	4b8e      	ldr	r3, [pc, #568]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b8b      	ldr	r3, [pc, #556]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c02:	4a8a      	ldr	r2, [pc, #552]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c0a:	4b88      	ldr	r3, [pc, #544]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b85      	ldr	r3, [pc, #532]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1a:	4a84      	ldr	r2, [pc, #528]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c22:	4b82      	ldr	r3, [pc, #520]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2e:	4b7f      	ldr	r3, [pc, #508]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c32:	4a7e      	ldr	r2, [pc, #504]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c34:	f043 0308 	orr.w	r3, r3, #8
 8000c38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c3a:	4b7c      	ldr	r3, [pc, #496]	; (8000e2c <MX_GPIO_Init+0x28c>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3e:	f003 0308 	and.w	r3, r3, #8
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f240 1109 	movw	r1, #265	; 0x109
 8000c4c:	4878      	ldr	r0, [pc, #480]	; (8000e30 <MX_GPIO_Init+0x290>)
 8000c4e:	f002 fb99 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	210c      	movs	r1, #12
 8000c56:	4877      	ldr	r0, [pc, #476]	; (8000e34 <MX_GPIO_Init+0x294>)
 8000c58:	f002 fb94 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c62:	4875      	ldr	r0, [pc, #468]	; (8000e38 <MX_GPIO_Init+0x298>)
 8000c64:	f002 fb8e 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c6e:	4872      	ldr	r0, [pc, #456]	; (8000e38 <MX_GPIO_Init+0x298>)
 8000c70:	f002 fb88 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2180      	movs	r1, #128	; 0x80
 8000c78:	4870      	ldr	r0, [pc, #448]	; (8000e3c <MX_GPIO_Init+0x29c>)
 8000c7a:	f002 fb83 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000c7e:	2308      	movs	r3, #8
 8000c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 031c 	add.w	r3, r7, #28
 8000c92:	4619      	mov	r1, r3
 8000c94:	4866      	ldr	r0, [pc, #408]	; (8000e30 <MX_GPIO_Init+0x290>)
 8000c96:	f002 f9cb 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8000c9a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ca0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ca4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000caa:	f107 031c 	add.w	r3, r7, #28
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4861      	ldr	r0, [pc, #388]	; (8000e38 <MX_GPIO_Init+0x298>)
 8000cb2:	f002 f9bd 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc2:	f107 031c 	add.w	r3, r7, #28
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	485b      	ldr	r0, [pc, #364]	; (8000e38 <MX_GPIO_Init+0x298>)
 8000cca:	f002 f9b1 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 8000cce:	232f      	movs	r3, #47	; 0x2f
 8000cd0:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce4:	f002 f9a4 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000ce8:	2310      	movs	r3, #16
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cec:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d00:	f002 f996 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000d04:	2304      	movs	r3, #4
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4846      	ldr	r0, [pc, #280]	; (8000e34 <MX_GPIO_Init+0x294>)
 8000d1c:	f002 f988 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000d20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	483d      	ldr	r0, [pc, #244]	; (8000e30 <MX_GPIO_Init+0x290>)
 8000d3a:	f002 f979 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000d3e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d44:	2301      	movs	r3, #1
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	4619      	mov	r1, r3
 8000d56:	4838      	ldr	r0, [pc, #224]	; (8000e38 <MX_GPIO_Init+0x298>)
 8000d58:	f002 f96a 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000d5c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d62:	2302      	movs	r3, #2
 8000d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d6e:	230a      	movs	r3, #10
 8000d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 031c 	add.w	r3, r7, #28
 8000d76:	4619      	mov	r1, r3
 8000d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d7c:	f002 f958 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000d80:	2305      	movs	r3, #5
 8000d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d84:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8e:	f107 031c 	add.w	r3, r7, #28
 8000d92:	4619      	mov	r1, r3
 8000d94:	4829      	ldr	r0, [pc, #164]	; (8000e3c <MX_GPIO_Init+0x29c>)
 8000d96:	f002 f94b 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000d9a:	2380      	movs	r3, #128	; 0x80
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da6:	2303      	movs	r3, #3
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 031c 	add.w	r3, r7, #28
 8000dae:	4619      	mov	r1, r3
 8000db0:	4822      	ldr	r0, [pc, #136]	; (8000e3c <MX_GPIO_Init+0x29c>)
 8000db2:	f002 f93d 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000db6:	2308      	movs	r3, #8
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	f107 031c 	add.w	r3, r7, #28
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4819      	ldr	r0, [pc, #100]	; (8000e34 <MX_GPIO_Init+0x294>)
 8000dce:	f002 f92f 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000dd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000dd8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ddc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 031c 	add.w	r3, r7, #28
 8000de6:	4619      	mov	r1, r3
 8000de8:	4812      	ldr	r0, [pc, #72]	; (8000e34 <MX_GPIO_Init+0x294>)
 8000dea:	f002 f921 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000dee:	2301      	movs	r3, #1
 8000df0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df2:	2301      	movs	r3, #1
 8000df4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	f107 031c 	add.w	r3, r7, #28
 8000e02:	4619      	mov	r1, r3
 8000e04:	480a      	ldr	r0, [pc, #40]	; (8000e30 <MX_GPIO_Init+0x290>)
 8000e06:	f002 f913 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e0e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000e12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000e18:	f107 031c 	add.w	r3, r7, #28
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4804      	ldr	r0, [pc, #16]	; (8000e30 <MX_GPIO_Init+0x290>)
 8000e20:	f002 f906 	bl	8003030 <HAL_GPIO_Init>

}
 8000e24:	bf00      	nop
 8000e26:	3730      	adds	r7, #48	; 0x30
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	48001000 	.word	0x48001000
 8000e34:	48000400 	.word	0x48000400
 8000e38:	48000800 	.word	0x48000800
 8000e3c:	48000c00 	.word	0x48000c00

08000e40 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e44:	4b1b      	ldr	r3, [pc, #108]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e46:	4a1c      	ldr	r2, [pc, #112]	; (8000eb8 <MX_I2C1_Init+0x78>)
 8000e48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000e4a:	4b1a      	ldr	r3, [pc, #104]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e4c:	4a1b      	ldr	r2, [pc, #108]	; (8000ebc <MX_I2C1_Init+0x7c>)
 8000e4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e50:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e56:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e5c:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e62:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e74:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e7a:	480e      	ldr	r0, [pc, #56]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e7c:	f002 fa9a 	bl	80033b4 <HAL_I2C_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e86:	f000 fbc9 	bl	800161c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4809      	ldr	r0, [pc, #36]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000e8e:	f002 fb20 	bl	80034d2 <HAL_I2CEx_ConfigAnalogFilter>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e98:	f000 fbc0 	bl	800161c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_I2C1_Init+0x74>)
 8000ea0:	f002 fb62 	bl	8003568 <HAL_I2CEx_ConfigDigitalFilter>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eaa:	f000 fbb7 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	2000008c 	.word	0x2000008c
 8000eb8:	40005400 	.word	0x40005400
 8000ebc:	10909cec 	.word	0x10909cec

08000ec0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ec4:	4b1b      	ldr	r3, [pc, #108]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ec6:	4a1c      	ldr	r2, [pc, #112]	; (8000f38 <MX_I2C2_Init+0x78>)
 8000ec8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000eca:	4b1a      	ldr	r3, [pc, #104]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ecc:	4a1b      	ldr	r2, [pc, #108]	; (8000f3c <MX_I2C2_Init+0x7c>)
 8000ece:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ed6:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000edc:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000ee2:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ee8:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eee:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000efa:	480e      	ldr	r0, [pc, #56]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000efc:	f002 fa5a 	bl	80033b4 <HAL_I2C_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000f06:	f000 fb89 	bl	800161c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	4809      	ldr	r0, [pc, #36]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000f0e:	f002 fae0 	bl	80034d2 <HAL_I2CEx_ConfigAnalogFilter>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000f18:	f000 fb80 	bl	800161c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4805      	ldr	r0, [pc, #20]	; (8000f34 <MX_I2C2_Init+0x74>)
 8000f20:	f002 fb22 	bl	8003568 <HAL_I2CEx_ConfigDigitalFilter>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000f2a:	f000 fb77 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200000d8 	.word	0x200000d8
 8000f38:	40005800 	.word	0x40005800
 8000f3c:	10909cec 	.word	0x10909cec

08000f40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b0ae      	sub	sp, #184	; 0xb8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	2288      	movs	r2, #136	; 0x88
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f006 fa09 	bl	8007378 <memset>
  if(i2cHandle->Instance==I2C1)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a42      	ldr	r2, [pc, #264]	; (8001074 <HAL_I2C_MspInit+0x134>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d13b      	bne.n	8000fe8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f70:	2340      	movs	r3, #64	; 0x40
 8000f72:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f003 fc89 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f88:	f000 fb48 	bl	800161c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8c:	4b3a      	ldr	r3, [pc, #232]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f90:	4a39      	ldr	r2, [pc, #228]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000f92:	f043 0302 	orr.w	r3, r3, #2
 8000f96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f98:	4b37      	ldr	r3, [pc, #220]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	61bb      	str	r3, [r7, #24]
 8000fa2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000fa4:	23c0      	movs	r3, #192	; 0xc0
 8000fa6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000faa:	2312      	movs	r3, #18
 8000fac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	482c      	ldr	r0, [pc, #176]	; (800107c <HAL_I2C_MspInit+0x13c>)
 8000fca:	f002 f831 	bl	8003030 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fce:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fd2:	4a29      	ldr	r2, [pc, #164]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000fd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fd8:	6593      	str	r3, [r2, #88]	; 0x58
 8000fda:	4b27      	ldr	r3, [pc, #156]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8000fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000fe6:	e040      	b.n	800106a <HAL_I2C_MspInit+0x12a>
  else if(i2cHandle->Instance==I2C2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a24      	ldr	r2, [pc, #144]	; (8001080 <HAL_I2C_MspInit+0x140>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d13b      	bne.n	800106a <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffa:	f107 031c 	add.w	r3, r7, #28
 8000ffe:	4618      	mov	r0, r3
 8001000:	f003 fc48 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_I2C_MspInit+0xce>
      Error_Handler();
 800100a:	f000 fb07 	bl	800161c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a19      	ldr	r2, [pc, #100]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <HAL_I2C_MspInit+0x138>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001026:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800102a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800102e:	2312      	movs	r3, #18
 8001030:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001034:	2301      	movs	r3, #1
 8001036:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001040:	2304      	movs	r3, #4
 8001042:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001046:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800104a:	4619      	mov	r1, r3
 800104c:	480b      	ldr	r0, [pc, #44]	; (800107c <HAL_I2C_MspInit+0x13c>)
 800104e:	f001 ffef 	bl	8003030 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8001058:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800105c:	6593      	str	r3, [r2, #88]	; 0x58
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_I2C_MspInit+0x138>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
}
 800106a:	bf00      	nop
 800106c:	37b8      	adds	r7, #184	; 0xb8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40005400 	.word	0x40005400
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400
 8001080:	40005800 	.word	0x40005800

08001084 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <MX_IWDG_Init+0x34>)
 800108a:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <MX_IWDG_Init+0x38>)
 800108c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800108e:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_IWDG_Init+0x34>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <MX_IWDG_Init+0x34>)
 8001096:	f640 72ff 	movw	r2, #4095	; 0xfff
 800109a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_IWDG_Init+0x34>)
 800109e:	f640 72ff 	movw	r2, #4095	; 0xfff
 80010a2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_IWDG_Init+0x34>)
 80010a6:	f002 faab 	bl	8003600 <HAL_IWDG_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80010b0:	f000 fab4 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000124 	.word	0x20000124
 80010bc:	40003000 	.word	0x40003000

080010c0 <HAL_LCD_MspInit>:
  /* USER CODE END LCD_Init 2 */

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0ae      	sub	sp, #184	; 0xb8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	2288      	movs	r2, #136	; 0x88
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f006 f949 	bl	8007378 <memset>
  if(lcdHandle->Instance==LCD)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a57      	ldr	r2, [pc, #348]	; (8001248 <HAL_LCD_MspInit+0x188>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	f040 80a6 	bne.w	800123e <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010f6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80010f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001100:	f107 031c 	add.w	r3, r7, #28
 8001104:	4618      	mov	r0, r3
 8001106:	f003 fbc5 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8001110:	f000 fa84 	bl	800161c <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001114:	4b4d      	ldr	r3, [pc, #308]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001118:	4a4c      	ldr	r2, [pc, #304]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800111a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800111e:	6593      	str	r3, [r2, #88]	; 0x58
 8001120:	4b4a      	ldr	r3, [pc, #296]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001128:	61bb      	str	r3, [r7, #24]
 800112a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112c:	4b47      	ldr	r3, [pc, #284]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800112e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001130:	4a46      	ldr	r2, [pc, #280]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001138:	4b44      	ldr	r3, [pc, #272]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800113a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001144:	4b41      	ldr	r3, [pc, #260]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001148:	4a40      	ldr	r2, [pc, #256]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001150:	4b3e      	ldr	r3, [pc, #248]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115c:	4b3b      	ldr	r3, [pc, #236]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800115e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001160:	4a3a      	ldr	r2, [pc, #232]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001162:	f043 0302 	orr.w	r3, r3, #2
 8001166:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001168:	4b38      	ldr	r3, [pc, #224]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001174:	4b35      	ldr	r3, [pc, #212]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001178:	4a34      	ldr	r2, [pc, #208]	; (800124c <HAL_LCD_MspInit+0x18c>)
 800117a:	f043 0308 	orr.w	r3, r3, #8
 800117e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001180:	4b32      	ldr	r3, [pc, #200]	; (800124c <HAL_LCD_MspInit+0x18c>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001184:	f003 0308 	and.w	r3, r3, #8
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 800118c:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001190:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001194:	2302      	movs	r3, #2
 8001196:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80011a6:	230b      	movs	r3, #11
 80011a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011b0:	4619      	mov	r1, r3
 80011b2:	4827      	ldr	r0, [pc, #156]	; (8001250 <HAL_LCD_MspInit+0x190>)
 80011b4:	f001 ff3c 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 80011b8:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80011bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c0:	2302      	movs	r3, #2
 80011c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80011d2:	230b      	movs	r3, #11
 80011d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011dc:	4619      	mov	r1, r3
 80011de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e2:	f001 ff25 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 80011e6:	f24f 2333 	movw	r3, #62003	; 0xf233
 80011ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001200:	230b      	movs	r3, #11
 8001202:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001206:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800120a:	4619      	mov	r1, r3
 800120c:	4811      	ldr	r0, [pc, #68]	; (8001254 <HAL_LCD_MspInit+0x194>)
 800120e:	f001 ff0f 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8001212:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001216:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	2302      	movs	r3, #2
 800121c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800122c:	230b      	movs	r3, #11
 800122e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001232:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001236:	4619      	mov	r1, r3
 8001238:	4807      	ldr	r0, [pc, #28]	; (8001258 <HAL_LCD_MspInit+0x198>)
 800123a:	f001 fef9 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	37b8      	adds	r7, #184	; 0xb8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40002400 	.word	0x40002400
 800124c:	40021000 	.word	0x40021000
 8001250:	48000800 	.word	0x48000800
 8001254:	48000400 	.word	0x48000400
 8001258:	48000c00 	.word	0x48000c00

0800125c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800125c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001260:	b0a7      	sub	sp, #156	; 0x9c
 8001262:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001264:	f001 fd5e 	bl	8002d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001268:	f000 f8e2 	bl	8001430 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800126c:	f000 f942 	bl	80014f4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001270:	f7ff fc96 	bl	8000ba0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001274:	f7ff fde4 	bl	8000e40 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001278:	f7ff fe22 	bl	8000ec0 <MX_I2C2_Init>
//  MX_LCD_Init();
  MX_QUADSPI_Init();
 800127c:	f000 f9d4 	bl	8001628 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8001280:	f000 faca 	bl	8001818 <MX_SAI1_Init>
  MX_SPI2_Init();
 8001284:	f000 fbe8 	bl	8001a58 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001288:	f001 fc94 	bl	8002bb4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800128c:	f000 fa36 	bl	80016fc <MX_RTC_Init>
  MX_IWDG_Init();
 8001290:	f7ff fef8 	bl	8001084 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8001294:	f000 fdf0 	bl	8001e78 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 8001298:	f000 fe4c 	bl	8001f34 <BSP_LCD_GLASS_Clear>
  initMagneto();
 800129c:	f000 f974 	bl	8001588 <initMagneto>
		float temp_value=0;
 80012a0:	f04f 0300 	mov.w	r3, #0
 80012a4:	673b      	str	r3, [r7, #112]	; 0x70
		float int_part=0;
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	663b      	str	r3, [r7, #96]	; 0x60
		float fract_part=0;
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* USER CODE END 2 */
  uint32_t last_ms=HAL_GetTick();
 80012b2:	f001 fda7 	bl	8002e04 <HAL_GetTick>
 80012b6:	67f8      	str	r0, [r7, #124]	; 0x7c
  	uint32_t now=last_ms;
 80012b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012ba:	66bb      	str	r3, [r7, #104]	; 0x68
  	uint32_t delay_500ms=500;
 80012bc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012c0:	667b      	str	r3, [r7, #100]	; 0x64
  	int i=0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	now = HAL_GetTick();
 80012c6:	f001 fd9d 	bl	8002e04 <HAL_GetTick>
 80012ca:	66b8      	str	r0, [r7, #104]	; 0x68


//	  LCDBarDemo();
//	  LCDCharDemo();
//	  LCDStringDemo();
	  HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 80012cc:	f107 0310 	add.w	r3, r7, #16
 80012d0:	2200      	movs	r2, #0
 80012d2:	4619      	mov	r1, r3
 80012d4:	4852      	ldr	r0, [pc, #328]	; (8001420 <main+0x1c4>)
 80012d6:	f004 ff0f 	bl	80060f8 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2200      	movs	r2, #0
 80012e0:	4619      	mov	r1, r3
 80012e2:	484f      	ldr	r0, [pc, #316]	; (8001420 <main+0x1c4>)
 80012e4:	f004 ffeb 	bl	80062be <HAL_RTC_GetDate>
//
//	  	  		  BSP_LCD_GLASS_DisplayString(text); //impossible to write a : or . using this function
//
//	  }

	  	if(i<=strlen(text)){
 80012e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7fe ff6f 	bl	80001d0 <strlen>
 80012f2:	4602      	mov	r2, r0
 80012f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80012f6:	429a      	cmp	r2, r3
 80012f8:	f0c0 808b 	bcc.w	8001412 <main+0x1b6>
	  		if (now - last_ms >= delay_500ms){
 80012fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80012fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001304:	429a      	cmp	r2, r3
 8001306:	f200 8086 	bhi.w	8001416 <main+0x1ba>
	  			last_ms = now;
 800130a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800130c:	67fb      	str	r3, [r7, #124]	; 0x7c

	  			temp_value = convert_reg_data_to_temperature(GetTemperature());
 800130e:	f000 f91b 	bl	8001548 <GetTemperature>
 8001312:	4603      	mov	r3, r0
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f951 	bl	80015bc <convert_reg_data_to_temperature>
 800131a:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	  			fract_part = modff( temp_value, & int_part );
 800131e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001322:	4618      	mov	r0, r3
 8001324:	ed97 0a1c 	vldr	s0, [r7, #112]	; 0x70
 8001328:	f006 f82e 	bl	8007388 <modff>
 800132c:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001330:	7bbb      	ldrb	r3, [r7, #14]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 8001332:	4698      	mov	r8, r3
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001334:	7b7b      	ldrb	r3, [r7, #13]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 8001336:	4699      	mov	r9, r3
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001338:	7bfb      	ldrb	r3, [r7, #15]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 800133a:	461c      	mov	r4, r3
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 800133c:	7c3b      	ldrb	r3, [r7, #16]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 800133e:	461d      	mov	r5, r3
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001340:	7c7b      	ldrb	r3, [r7, #17]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 8001342:	461e      	mov	r6, r3
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001344:	7cbb      	ldrb	r3, [r7, #18]
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800134c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001350:	edc7 7a00 	vstr	s15, [r7]
	  						  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds, (int)int_part, (int)(fract_part*10.0));
 8001354:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001356:	f7ff fa21 	bl	800079c <__aeabi_f2d>
 800135a:	f04f 0200 	mov.w	r2, #0
 800135e:	4b31      	ldr	r3, [pc, #196]	; (8001424 <main+0x1c8>)
 8001360:	f7fe ff8e 	bl	8000280 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
	  			sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d Temperature %d %01d ",
 8001368:	4610      	mov	r0, r2
 800136a:	4619      	mov	r1, r3
 800136c:	f7ff fa6e 	bl	800084c <__aeabi_d2iz>
 8001370:	4603      	mov	r3, r0
 8001372:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8001376:	9305      	str	r3, [sp, #20]
 8001378:	683a      	ldr	r2, [r7, #0]
 800137a:	9204      	str	r2, [sp, #16]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	9303      	str	r3, [sp, #12]
 8001380:	9602      	str	r6, [sp, #8]
 8001382:	9501      	str	r5, [sp, #4]
 8001384:	9400      	str	r4, [sp, #0]
 8001386:	464b      	mov	r3, r9
 8001388:	4642      	mov	r2, r8
 800138a:	4927      	ldr	r1, [pc, #156]	; (8001428 <main+0x1cc>)
 800138c:	f006 f834 	bl	80073f8 <siprintf>

	  			for(int j=i-6;j<i;j++){
 8001390:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001392:	3b06      	subs	r3, #6
 8001394:	677b      	str	r3, [r7, #116]	; 0x74
 8001396:	e02d      	b.n	80013f4 <main+0x198>
	  				if(j<0)
 8001398:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800139a:	2b00      	cmp	r3, #0
 800139c:	da18      	bge.n	80013d0 <main+0x174>
	  				{
	  					display[j-i+6]=text[strlen(text)+j];
 800139e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7fe ff14 	bl	80001d0 <strlen>
 80013a8:	4602      	mov	r2, r0
 80013aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013ac:	441a      	add	r2, r3
 80013ae:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80013b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013b2:	1acb      	subs	r3, r1, r3
 80013b4:	3306      	adds	r3, #6
 80013b6:	3278      	adds	r2, #120	; 0x78
 80013b8:	f107 0108 	add.w	r1, r7, #8
 80013bc:	440a      	add	r2, r1
 80013be:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 80013c2:	3378      	adds	r3, #120	; 0x78
 80013c4:	f107 0108 	add.w	r1, r7, #8
 80013c8:	440b      	add	r3, r1
 80013ca:	f803 2c5c 	strb.w	r2, [r3, #-92]
 80013ce:	e00e      	b.n	80013ee <main+0x192>
	  				}
	  				else
	  				{
		  				display[j-i+6]=text[j];
 80013d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80013d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	3306      	adds	r3, #6
 80013d8:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80013dc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80013de:	440a      	add	r2, r1
 80013e0:	7812      	ldrb	r2, [r2, #0]
 80013e2:	3378      	adds	r3, #120	; 0x78
 80013e4:	f107 0108 	add.w	r1, r7, #8
 80013e8:	440b      	add	r3, r1
 80013ea:	f803 2c5c 	strb.w	r2, [r3, #-92]
	  			for(int j=i-6;j<i;j++){
 80013ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013f0:	3301      	adds	r3, #1
 80013f2:	677b      	str	r3, [r7, #116]	; 0x74
 80013f4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80013f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013f8:	429a      	cmp	r2, r3
 80013fa:	dbcd      	blt.n	8001398 <main+0x13c>

	  				}
	  			}
	  			i++;
 80013fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013fe:	3301      	adds	r3, #1
 8001400:	67bb      	str	r3, [r7, #120]	; 0x78


	  			BSP_LCD_GLASS_Clear();
 8001402:	f000 fd97 	bl	8001f34 <BSP_LCD_GLASS_Clear>
	  			BSP_LCD_GLASS_DisplayString((uint8_t *)display);
 8001406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140a:	4618      	mov	r0, r3
 800140c:	f000 fd6e 	bl	8001eec <BSP_LCD_GLASS_DisplayString>
 8001410:	e001      	b.n	8001416 <main+0x1ba>
	  		}
	  	}
	  	else
	  	{
	  		i=0;
 8001412:	2300      	movs	r3, #0
 8001414:	67bb      	str	r3, [r7, #120]	; 0x78
	  	}

	  HAL_IWDG_Refresh(&hiwdg);
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <main+0x1d0>)
 8001418:	f002 f941 	bl	800369e <HAL_IWDG_Refresh>
	now = HAL_GetTick();
 800141c:	e753      	b.n	80012c6 <main+0x6a>
 800141e:	bf00      	nop
 8001420:	20000178 	.word	0x20000178
 8001424:	40240000 	.word	0x40240000
 8001428:	08007d24 	.word	0x08007d24
 800142c:	20000124 	.word	0x20000124

08001430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b096      	sub	sp, #88	; 0x58
 8001434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	2244      	movs	r2, #68	; 0x44
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f005 ff9a 	bl	8007378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001444:	463b      	mov	r3, r7
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001452:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001456:	f002 fb1d 	bl	8003a94 <HAL_PWREx_ControlVoltageScaling>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001460:	f000 f8dc 	bl	800161c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001464:	f002 faf8 	bl	8003a58 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001468:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <SystemClock_Config+0xc0>)
 800146a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800146e:	4a20      	ldr	r2, [pc, #128]	; (80014f0 <SystemClock_Config+0xc0>)
 8001470:	f023 0318 	bic.w	r3, r3, #24
 8001474:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001478:	230e      	movs	r3, #14
 800147a:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800147c:	2301      	movs	r3, #1
 800147e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001484:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001486:	2310      	movs	r3, #16
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800148a:	2301      	movs	r3, #1
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800148e:	2302      	movs	r3, #2
 8001490:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001492:	2302      	movs	r3, #2
 8001494:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001496:	2301      	movs	r3, #1
 8001498:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800149a:	230a      	movs	r3, #10
 800149c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800149e:	2307      	movs	r3, #7
 80014a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014a2:	2302      	movs	r3, #2
 80014a4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014a6:	2302      	movs	r3, #2
 80014a8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4618      	mov	r0, r3
 80014b0:	f002 fc02 	bl	8003cb8 <HAL_RCC_OscConfig>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80014ba:	f000 f8af 	bl	800161c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014be:	230f      	movs	r3, #15
 80014c0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c2:	2303      	movs	r3, #3
 80014c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014d2:	463b      	mov	r3, r7
 80014d4:	2104      	movs	r1, #4
 80014d6:	4618      	mov	r0, r3
 80014d8:	f002 ffd6 	bl	8004488 <HAL_RCC_ClockConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80014e2:	f000 f89b 	bl	800161c <Error_Handler>
  }
}
 80014e6:	bf00      	nop
 80014e8:	3758      	adds	r7, #88	; 0x58
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000

080014f4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b0a2      	sub	sp, #136	; 0x88
 80014f8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014fa:	463b      	mov	r3, r7
 80014fc:	2288      	movs	r2, #136	; 0x88
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f005 ff39 	bl	8007378 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001506:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800150a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800150c:	2300      	movs	r3, #0
 800150e:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001510:	2302      	movs	r3, #2
 8001512:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001514:	2301      	movs	r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001518:	2308      	movs	r3, #8
 800151a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800151c:	2307      	movs	r3, #7
 800151e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001520:	2302      	movs	r3, #2
 8001522:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001524:	2302      	movs	r3, #2
 8001526:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001528:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800152c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800152e:	463b      	mov	r3, r7
 8001530:	4618      	mov	r0, r3
 8001532:	f003 f9af 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 800153c:	f000 f86e 	bl	800161c <Error_Handler>
  }
}
 8001540:	bf00      	nop
 8001542:	3788      	adds	r7, #136	; 0x88
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <GetTemperature>:

/* USER CODE BEGIN 4 */
int16_t GetTemperature()
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
	int8_t buffer[2];
    buffer[0] = MAGNETO_IO_Read(LSM303C_TEMP_OUT_L_M);
 800154e:	202e      	movs	r0, #46	; 0x2e
 8001550:	f000 fc4e 	bl	8001df0 <MAGNETO_IO_Read>
 8001554:	4603      	mov	r3, r0
 8001556:	b25b      	sxtb	r3, r3
 8001558:	713b      	strb	r3, [r7, #4]
    buffer[1] = MAGNETO_IO_Read(LSM303C_TEMP_OUT_H_M);
 800155a:	202f      	movs	r0, #47	; 0x2f
 800155c:	f000 fc48 	bl	8001df0 <MAGNETO_IO_Read>
 8001560:	4603      	mov	r3, r0
 8001562:	b25b      	sxtb	r3, r3
 8001564:	717b      	strb	r3, [r7, #5]

    int16_t temp = ((int16_t)((uint16_t)buffer[1] << 8) + buffer[0]);
 8001566:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800156a:	b29b      	uxth	r3, r3
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b29a      	uxth	r2, r3
 8001570:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001574:	b29b      	uxth	r3, r3
 8001576:	4413      	add	r3, r2
 8001578:	b29b      	uxth	r3, r3
 800157a:	80fb      	strh	r3, [r7, #6]
    return temp;
 800157c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <initMagneto>:
void initMagneto()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	MAGNETO_IO_Init();
 800158c:	f000 fbd2 	bl	8001d34 <MAGNETO_IO_Init>
	MAGNETO_IO_Write(LSM303C_CTRL_REG1_M, LSM303C_MAG_TEMPSENSOR_ENABLE | LSM303C_MAG_OM_XY_ULTRAHIGH | LSM303C_MAG_ODR_40_HZ);
 8001590:	21f8      	movs	r1, #248	; 0xf8
 8001592:	2020      	movs	r0, #32
 8001594:	f000 fbfa 	bl	8001d8c <MAGNETO_IO_Write>
	MAGNETO_IO_Write(LSM303C_CTRL_REG2_M, LSM303C_MAG_FS_16_GA | LSM303C_MAG_REBOOT_DEFAULT | LSM303C_MAG_SOFT_RESET_DEFAULT);
 8001598:	2160      	movs	r1, #96	; 0x60
 800159a:	2021      	movs	r0, #33	; 0x21
 800159c:	f000 fbf6 	bl	8001d8c <MAGNETO_IO_Write>
	MAGNETO_IO_Write(LSM303C_CTRL_REG3_M,0x84);
 80015a0:	2184      	movs	r1, #132	; 0x84
 80015a2:	2022      	movs	r0, #34	; 0x22
 80015a4:	f000 fbf2 	bl	8001d8c <MAGNETO_IO_Write>
	MAGNETO_IO_Write(LSM303C_CTRL_REG4_M,LSM303C_MAG_OM_Z_ULTRAHIGH | LSM303C_MAG_BLE_LSB);
 80015a8:	210c      	movs	r1, #12
 80015aa:	2023      	movs	r0, #35	; 0x23
 80015ac:	f000 fbee 	bl	8001d8c <MAGNETO_IO_Write>
	MAGNETO_IO_Write(LSM303C_CTRL_REG5_M,LSM303C_MAG_BDU_CONTINUOUS);
 80015b0:	2100      	movs	r1, #0
 80015b2:	2024      	movs	r0, #36	; 0x24
 80015b4:	f000 fbea 	bl	8001d8c <MAGNETO_IO_Write>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}

080015bc <convert_reg_data_to_temperature>:
float convert_reg_data_to_temperature(int16_t value){
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	80fb      	strh	r3, [r7, #6]
	int32_t temp = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
	float result;
	temp = 32768 + (int32_t)value;
 80015ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ce:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015d2:	60fb      	str	r3, [r7, #12]
	result = (((float)temp / 65535) * 120) - 40;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	ee07 3a90 	vmov	s15, r3
 80015da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015de:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001610 <convert_reg_data_to_temperature+0x54>
 80015e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e6:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001614 <convert_reg_data_to_temperature+0x58>
 80015ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ee:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001618 <convert_reg_data_to_temperature+0x5c>
 80015f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f6:	edc7 7a02 	vstr	s15, [r7, #8]
	return result;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	ee07 3a90 	vmov	s15, r3
}
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	477fff00 	.word	0x477fff00
 8001614:	42f00000 	.word	0x42f00000
 8001618:	42200000 	.word	0x42200000

0800161c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001620:	b672      	cpsid	i
}
 8001622:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001624:	e7fe      	b.n	8001624 <Error_Handler+0x8>
	...

08001628 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 800162c:	4b0f      	ldr	r3, [pc, #60]	; (800166c <MX_QUADSPI_Init+0x44>)
 800162e:	4a10      	ldr	r2, [pc, #64]	; (8001670 <MX_QUADSPI_Init+0x48>)
 8001630:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <MX_QUADSPI_Init+0x44>)
 8001634:	2201      	movs	r2, #1
 8001636:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001638:	4b0c      	ldr	r3, [pc, #48]	; (800166c <MX_QUADSPI_Init+0x44>)
 800163a:	2204      	movs	r2, #4
 800163c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800163e:	4b0b      	ldr	r3, [pc, #44]	; (800166c <MX_QUADSPI_Init+0x44>)
 8001640:	2210      	movs	r2, #16
 8001642:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <MX_QUADSPI_Init+0x44>)
 8001646:	2218      	movs	r2, #24
 8001648:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <MX_QUADSPI_Init+0x44>)
 800164c:	2200      	movs	r2, #0
 800164e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <MX_QUADSPI_Init+0x44>)
 8001652:	2200      	movs	r2, #0
 8001654:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001656:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_QUADSPI_Init+0x44>)
 8001658:	f002 fa72 	bl	8003b40 <HAL_QSPI_Init>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001662:	f7ff ffdb 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000134 	.word	0x20000134
 8001670:	a0001000 	.word	0xa0001000

08001674 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a17      	ldr	r2, [pc, #92]	; (80016f0 <HAL_QSPI_MspInit+0x7c>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d128      	bne.n	80016e8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001696:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 8001698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800169a:	4a16      	ldr	r2, [pc, #88]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 800169c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a0:	6513      	str	r3, [r2, #80]	; 0x50
 80016a2:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 80016a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ae:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b2:	4a10      	ldr	r2, [pc, #64]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 80016b4:	f043 0310 	orr.w	r3, r3, #16
 80016b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ba:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <HAL_QSPI_MspInit+0x80>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	f003 0310 	and.w	r3, r3, #16
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 80016c6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80016ca:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d4:	2303      	movs	r3, #3
 80016d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80016d8:	230a      	movs	r3, #10
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	4805      	ldr	r0, [pc, #20]	; (80016f8 <HAL_QSPI_MspInit+0x84>)
 80016e4:	f001 fca4 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80016e8:	bf00      	nop
 80016ea:	3728      	adds	r7, #40	; 0x28
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	a0001000 	.word	0xa0001000
 80016f4:	40021000 	.word	0x40021000
 80016f8:	48001000 	.word	0x48001000

080016fc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001710:	2300      	movs	r3, #0
 8001712:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001714:	4b25      	ldr	r3, [pc, #148]	; (80017ac <MX_RTC_Init+0xb0>)
 8001716:	4a26      	ldr	r2, [pc, #152]	; (80017b0 <MX_RTC_Init+0xb4>)
 8001718:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800171a:	4b24      	ldr	r3, [pc, #144]	; (80017ac <MX_RTC_Init+0xb0>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001720:	4b22      	ldr	r3, [pc, #136]	; (80017ac <MX_RTC_Init+0xb0>)
 8001722:	227f      	movs	r2, #127	; 0x7f
 8001724:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001726:	4b21      	ldr	r3, [pc, #132]	; (80017ac <MX_RTC_Init+0xb0>)
 8001728:	22ff      	movs	r2, #255	; 0xff
 800172a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800172c:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <MX_RTC_Init+0xb0>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001732:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_RTC_Init+0xb0>)
 8001734:	2200      	movs	r2, #0
 8001736:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <MX_RTC_Init+0xb0>)
 800173a:	2200      	movs	r2, #0
 800173c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800173e:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_RTC_Init+0xb0>)
 8001740:	2200      	movs	r2, #0
 8001742:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001744:	4819      	ldr	r0, [pc, #100]	; (80017ac <MX_RTC_Init+0xb0>)
 8001746:	f004 fbbf 	bl	8005ec8 <HAL_RTC_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001750:	f7ff ff64 	bl	800161c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001754:	2300      	movs	r3, #0
 8001756:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001758:	2300      	movs	r3, #0
 800175a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800175c:	2300      	movs	r3, #0
 800175e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	2201      	movs	r2, #1
 800176c:	4619      	mov	r1, r3
 800176e:	480f      	ldr	r0, [pc, #60]	; (80017ac <MX_RTC_Init+0xb0>)
 8001770:	f004 fc25 	bl	8005fbe <HAL_RTC_SetTime>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800177a:	f7ff ff4f 	bl	800161c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800177e:	2306      	movs	r3, #6
 8001780:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8001782:	2303      	movs	r3, #3
 8001784:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x19;
 8001786:	2319      	movs	r3, #25
 8001788:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 800178a:	2322      	movs	r3, #34	; 0x22
 800178c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800178e:	463b      	mov	r3, r7
 8001790:	2201      	movs	r2, #1
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_RTC_Init+0xb0>)
 8001796:	f004 fd0b 	bl	80061b0 <HAL_RTC_SetDate>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80017a0:	f7ff ff3c 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000178 	.word	0x20000178
 80017b0:	40002800 	.word	0x40002800

080017b4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b0a4      	sub	sp, #144	; 0x90
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	2288      	movs	r2, #136	; 0x88
 80017c2:	2100      	movs	r1, #0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f005 fdd7 	bl	8007378 <memset>
  if(rtcHandle->Instance==RTC)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a10      	ldr	r2, [pc, #64]	; (8001810 <HAL_RTC_MspInit+0x5c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d118      	bne.n	8001806 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80017d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017d8:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80017da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	4618      	mov	r0, r3
 80017e8:	f003 f854 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80017f2:	f7ff ff13 	bl	800161c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017f6:	4b07      	ldr	r3, [pc, #28]	; (8001814 <HAL_RTC_MspInit+0x60>)
 80017f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017fc:	4a05      	ldr	r2, [pc, #20]	; (8001814 <HAL_RTC_MspInit+0x60>)
 80017fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001806:	bf00      	nop
 8001808:	3790      	adds	r7, #144	; 0x90
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40002800 	.word	0x40002800
 8001814:	40021000 	.word	0x40021000

08001818 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 800181c:	4b4d      	ldr	r3, [pc, #308]	; (8001954 <MX_SAI1_Init+0x13c>)
 800181e:	4a4e      	ldr	r2, [pc, #312]	; (8001958 <MX_SAI1_Init+0x140>)
 8001820:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001822:	4b4c      	ldr	r3, [pc, #304]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001824:	2200      	movs	r2, #0
 8001826:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001828:	4b4a      	ldr	r3, [pc, #296]	; (8001954 <MX_SAI1_Init+0x13c>)
 800182a:	2200      	movs	r2, #0
 800182c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800182e:	4b49      	ldr	r3, [pc, #292]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001830:	2240      	movs	r2, #64	; 0x40
 8001832:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001834:	4b47      	ldr	r3, [pc, #284]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001836:	2200      	movs	r2, #0
 8001838:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800183a:	4b46      	ldr	r3, [pc, #280]	; (8001954 <MX_SAI1_Init+0x13c>)
 800183c:	2200      	movs	r2, #0
 800183e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001840:	4b44      	ldr	r3, [pc, #272]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001846:	4b43      	ldr	r3, [pc, #268]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800184c:	4b41      	ldr	r3, [pc, #260]	; (8001954 <MX_SAI1_Init+0x13c>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001852:	4b40      	ldr	r3, [pc, #256]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001858:	4b3e      	ldr	r3, [pc, #248]	; (8001954 <MX_SAI1_Init+0x13c>)
 800185a:	4a40      	ldr	r2, [pc, #256]	; (800195c <MX_SAI1_Init+0x144>)
 800185c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800185e:	4b3d      	ldr	r3, [pc, #244]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001860:	2200      	movs	r2, #0
 8001862:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001864:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001866:	2200      	movs	r2, #0
 8001868:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800186a:	4b3a      	ldr	r3, [pc, #232]	; (8001954 <MX_SAI1_Init+0x13c>)
 800186c:	2200      	movs	r2, #0
 800186e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001870:	4b38      	ldr	r3, [pc, #224]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001872:	2200      	movs	r2, #0
 8001874:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001876:	4b37      	ldr	r3, [pc, #220]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001878:	2208      	movs	r2, #8
 800187a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800187c:	4b35      	ldr	r3, [pc, #212]	; (8001954 <MX_SAI1_Init+0x13c>)
 800187e:	2201      	movs	r2, #1
 8001880:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001882:	4b34      	ldr	r3, [pc, #208]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001884:	2200      	movs	r2, #0
 8001886:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001888:	4b32      	ldr	r3, [pc, #200]	; (8001954 <MX_SAI1_Init+0x13c>)
 800188a:	2200      	movs	r2, #0
 800188c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800188e:	4b31      	ldr	r3, [pc, #196]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001890:	2200      	movs	r2, #0
 8001892:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001894:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <MX_SAI1_Init+0x13c>)
 8001896:	2200      	movs	r2, #0
 8001898:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800189a:	4b2e      	ldr	r3, [pc, #184]	; (8001954 <MX_SAI1_Init+0x13c>)
 800189c:	2200      	movs	r2, #0
 800189e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80018a0:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <MX_SAI1_Init+0x13c>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <MX_SAI1_Init+0x13c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80018ac:	4829      	ldr	r0, [pc, #164]	; (8001954 <MX_SAI1_Init+0x13c>)
 80018ae:	f004 fe25 	bl	80064fc <HAL_SAI_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80018b8:	f7ff feb0 	bl	800161c <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 80018bc:	4b28      	ldr	r3, [pc, #160]	; (8001960 <MX_SAI1_Init+0x148>)
 80018be:	4a29      	ldr	r2, [pc, #164]	; (8001964 <MX_SAI1_Init+0x14c>)
 80018c0:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80018c2:	4b27      	ldr	r3, [pc, #156]	; (8001960 <MX_SAI1_Init+0x148>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80018c8:	4b25      	ldr	r3, [pc, #148]	; (8001960 <MX_SAI1_Init+0x148>)
 80018ca:	2203      	movs	r2, #3
 80018cc:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80018ce:	4b24      	ldr	r3, [pc, #144]	; (8001960 <MX_SAI1_Init+0x148>)
 80018d0:	2240      	movs	r2, #64	; 0x40
 80018d2:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <MX_SAI1_Init+0x148>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80018da:	4b21      	ldr	r3, [pc, #132]	; (8001960 <MX_SAI1_Init+0x148>)
 80018dc:	2200      	movs	r2, #0
 80018de:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80018e0:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <MX_SAI1_Init+0x148>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80018e6:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <MX_SAI1_Init+0x148>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80018ec:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <MX_SAI1_Init+0x148>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80018f2:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <MX_SAI1_Init+0x148>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80018f8:	4b19      	ldr	r3, [pc, #100]	; (8001960 <MX_SAI1_Init+0x148>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80018fe:	4b18      	ldr	r3, [pc, #96]	; (8001960 <MX_SAI1_Init+0x148>)
 8001900:	2200      	movs	r2, #0
 8001902:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001904:	4b16      	ldr	r3, [pc, #88]	; (8001960 <MX_SAI1_Init+0x148>)
 8001906:	2200      	movs	r2, #0
 8001908:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <MX_SAI1_Init+0x148>)
 800190c:	2208      	movs	r2, #8
 800190e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001910:	4b13      	ldr	r3, [pc, #76]	; (8001960 <MX_SAI1_Init+0x148>)
 8001912:	2201      	movs	r2, #1
 8001914:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001916:	4b12      	ldr	r3, [pc, #72]	; (8001960 <MX_SAI1_Init+0x148>)
 8001918:	2200      	movs	r2, #0
 800191a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800191c:	4b10      	ldr	r3, [pc, #64]	; (8001960 <MX_SAI1_Init+0x148>)
 800191e:	2200      	movs	r2, #0
 8001920:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001922:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <MX_SAI1_Init+0x148>)
 8001924:	2200      	movs	r2, #0
 8001926:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <MX_SAI1_Init+0x148>)
 800192a:	2200      	movs	r2, #0
 800192c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <MX_SAI1_Init+0x148>)
 8001930:	2200      	movs	r2, #0
 8001932:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001934:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <MX_SAI1_Init+0x148>)
 8001936:	2201      	movs	r2, #1
 8001938:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <MX_SAI1_Init+0x148>)
 800193c:	2200      	movs	r2, #0
 800193e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001940:	4807      	ldr	r0, [pc, #28]	; (8001960 <MX_SAI1_Init+0x148>)
 8001942:	f004 fddb 	bl	80064fc <HAL_SAI_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 800194c:	f7ff fe66 	bl	800161c <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000019c 	.word	0x2000019c
 8001958:	40015404 	.word	0x40015404
 800195c:	0002ee00 	.word	0x0002ee00
 8001960:	20000220 	.word	0x20000220
 8001964:	40015424 	.word	0x40015424

08001968 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a33      	ldr	r2, [pc, #204]	; (8001a44 <HAL_SAI_MspInit+0xdc>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d135      	bne.n	80019e6 <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800197a:	4b33      	ldr	r3, [pc, #204]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10b      	bne.n	800199a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001982:	4b32      	ldr	r3, [pc, #200]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001986:	4a31      	ldr	r2, [pc, #196]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 8001988:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800198c:	6613      	str	r3, [r2, #96]	; 0x60
 800198e:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 8001990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001992:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 800199a:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	4a29      	ldr	r2, [pc, #164]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 80019a2:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80019a4:	2374      	movs	r3, #116	; 0x74
 80019a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	2302      	movs	r3, #2
 80019aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80019b4:	230d      	movs	r3, #13
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	4619      	mov	r1, r3
 80019be:	4824      	ldr	r0, [pc, #144]	; (8001a50 <HAL_SAI_MspInit+0xe8>)
 80019c0:	f001 fb36 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80019c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ca:	2302      	movs	r3, #2
 80019cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80019d6:	230d      	movs	r3, #13
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80019da:	f107 0314 	add.w	r3, r7, #20
 80019de:	4619      	mov	r1, r3
 80019e0:	481b      	ldr	r0, [pc, #108]	; (8001a50 <HAL_SAI_MspInit+0xe8>)
 80019e2:	f001 fb25 	bl	8003030 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1a      	ldr	r2, [pc, #104]	; (8001a54 <HAL_SAI_MspInit+0xec>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d124      	bne.n	8001a3a <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 80019f0:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d10b      	bne.n	8001a10 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80019f8:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 80019fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019fc:	4a13      	ldr	r2, [pc, #76]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 80019fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a02:	6613      	str	r3, [r2, #96]	; 0x60
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <HAL_SAI_MspInit+0xe4>)
 8001a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001a10:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	4a0c      	ldr	r2, [pc, #48]	; (8001a48 <HAL_SAI_MspInit+0xe0>)
 8001a18:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8001a1a:	2380      	movs	r3, #128	; 0x80
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a26:	2303      	movs	r3, #3
 8001a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001a2a:	230d      	movs	r3, #13
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	4619      	mov	r1, r3
 8001a34:	4806      	ldr	r0, [pc, #24]	; (8001a50 <HAL_SAI_MspInit+0xe8>)
 8001a36:	f001 fafb 	bl	8003030 <HAL_GPIO_Init>

    }
}
 8001a3a:	bf00      	nop
 8001a3c:	3728      	adds	r7, #40	; 0x28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40015404 	.word	0x40015404
 8001a48:	200002a4 	.word	0x200002a4
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	48001000 	.word	0x48001000
 8001a54:	40015424 	.word	0x40015424

08001a58 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a5e:	4a1c      	ldr	r2, [pc, #112]	; (8001ad0 <MX_SPI2_Init+0x78>)
 8001a60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a62:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a72:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001a76:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a8a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <MX_SPI2_Init+0x74>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <MX_SPI2_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <MX_SPI2_Init+0x74>)
 8001aa6:	2207      	movs	r2, #7
 8001aa8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <MX_SPI2_Init+0x74>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <MX_SPI2_Init+0x74>)
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <MX_SPI2_Init+0x74>)
 8001ab8:	f004 fecc 	bl	8006854 <HAL_SPI_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001ac2:	f7ff fdab 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200002a8 	.word	0x200002a8
 8001ad0:	40003800 	.word	0x40003800

08001ad4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a17      	ldr	r2, [pc, #92]	; (8001b50 <HAL_SPI_MspInit+0x7c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d127      	bne.n	8001b46 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afa:	4a16      	ldr	r2, [pc, #88]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b00:	6593      	str	r3, [r2, #88]	; 0x58
 8001b02:	4b14      	ldr	r3, [pc, #80]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b12:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001b14:	f043 0308 	orr.w	r3, r3, #8
 8001b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <HAL_SPI_MspInit+0x80>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001b26:	231a      	movs	r3, #26
 8001b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b32:	2303      	movs	r3, #3
 8001b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b36:	2305      	movs	r3, #5
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <HAL_SPI_MspInit+0x84>)
 8001b42:	f001 fa75 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001b46:	bf00      	nop
 8001b48:	3728      	adds	r7, #40	; 0x28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40003800 	.word	0x40003800
 8001b54:	40021000 	.word	0x40021000
 8001b58:	48000c00 	.word	0x48000c00

08001b5c <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001b60:	481a      	ldr	r0, [pc, #104]	; (8001bcc <SPIx_Init+0x70>)
 8001b62:	f004 ff1a 	bl	800699a <HAL_SPI_GetState>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d12c      	bne.n	8001bc6 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <SPIx_Init+0x70>)
 8001b6e:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <SPIx_Init+0x74>)
 8001b70:	601a      	str	r2, [r3, #0]
    /* SPI baudrate is set to 10 MHz (PCLK1/SPI_BaudRatePrescaler = 80/8 = 10 MHz)
      to verify these constraints:
      lsm303c SPI interface max baudrate is 10MHz for write/read
      PCLK1 max frequency is set to 80 MHz
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <SPIx_Init+0x70>)
 8001b74:	2210      	movs	r2, #16
 8001b76:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <SPIx_Init+0x70>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b7e:	4b13      	ldr	r3, [pc, #76]	; (8001bcc <SPIx_Init+0x70>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b84:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <SPIx_Init+0x70>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b8a:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <SPIx_Init+0x70>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8001b90:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <SPIx_Init+0x70>)
 8001b92:	2207      	movs	r2, #7
 8001b94:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <SPIx_Init+0x70>)
 8001b98:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b9c:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b9e:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <SPIx_Init+0x70>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <SPIx_Init+0x70>)
 8001ba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001baa:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bac:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <SPIx_Init+0x70>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001bb2:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <SPIx_Init+0x70>)
 8001bb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bb8:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001bba:	4804      	ldr	r0, [pc, #16]	; (8001bcc <SPIx_Init+0x70>)
 8001bbc:	f000 f80a 	bl	8001bd4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <SPIx_Init+0x70>)
 8001bc2:	f004 fe47 	bl	8006854 <HAL_SPI_Init>
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000030c 	.word	0x2000030c
 8001bd0:	40003800 	.word	0x40003800

08001bd4 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 8001bdc:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <SPIx_MspInit+0x60>)
 8001bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be0:	4a14      	ldr	r2, [pc, #80]	; (8001c34 <SPIx_MspInit+0x60>)
 8001be2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be6:	6593      	str	r3, [r2, #88]	; 0x58
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <SPIx_MspInit+0x60>)
 8001bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	693b      	ldr	r3, [r7, #16]

  /* enable SPIx gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <SPIx_MspInit+0x60>)
 8001bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf8:	4a0e      	ldr	r2, [pc, #56]	; (8001c34 <SPIx_MspInit+0x60>)
 8001bfa:	f043 0308 	orr.w	r3, r3, #8
 8001bfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <SPIx_MspInit+0x60>)
 8001c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001c0c:	231a      	movs	r3, #26
 8001c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001c10:	2302      	movs	r3, #2
 8001c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; // GPIO_PULLDOWN;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001c1c:	2305      	movs	r3, #5
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	4619      	mov	r1, r3
 8001c26:	4804      	ldr	r0, [pc, #16]	; (8001c38 <SPIx_MspInit+0x64>)
 8001c28:	f001 fa02 	bl	8003030 <HAL_GPIO_Init>
}
 8001c2c:	bf00      	nop
 8001c2e:	3728      	adds	r7, #40	; 0x28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40021000 	.word	0x40021000
 8001c38:	48000c00 	.word	0x48000c00

08001c3c <SPIx_Write>:
  * @brief  Sends a Byte through the SPI interface.
  * @param  Byte : Byte to send.
  * @retval none.
  */
static void SPIx_Write(uint8_t Byte)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <SPIx_Write+0x60>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <SPIx_Write+0x60>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c54:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8001c56:	bf00      	nop
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <SPIx_Write+0x60>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d1f8      	bne.n	8001c58 <SPIx_Write+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 8001c66:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <SPIx_Write+0x60>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	330c      	adds	r3, #12
 8001c6c:	79fa      	ldrb	r2, [r7, #7]
 8001c6e:	701a      	strb	r2, [r3, #0]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8001c70:	bf00      	nop
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <SPIx_Write+0x60>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7c:	2b80      	cmp	r3, #128	; 0x80
 8001c7e:	d0f8      	beq.n	8001c72 <SPIx_Write+0x36>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <SPIx_Write+0x60>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <SPIx_Write+0x60>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c8e:	601a      	str	r2, [r3, #0]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	2000030c 	.word	0x2000030c

08001ca0 <SPIx_Read>:
/**
  * @brief  Receives a Byte from the SPI bus.
  * @retval The received byte value
  */
static uint8_t SPIx_Read(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
  uint8_t receivedbyte;

  __HAL_SPI_ENABLE(&SpiHandle);
 8001ca6:	4b22      	ldr	r3, [pc, #136]	; (8001d30 <SPIx_Read+0x90>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b20      	ldr	r3, [pc, #128]	; (8001d30 <SPIx_Read+0x90>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cb4:	601a      	str	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cb6:	f3bf 8f4f 	dsb	sy
}
 8001cba:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cbc:	f3bf 8f4f 	dsb	sy
}
 8001cc0:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cc2:	f3bf 8f4f 	dsb	sy
}
 8001cc6:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cc8:	f3bf 8f4f 	dsb	sy
}
 8001ccc:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cce:	f3bf 8f4f 	dsb	sy
}
 8001cd2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd4:	f3bf 8f4f 	dsb	sy
}
 8001cd8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001cda:	f3bf 8f4f 	dsb	sy
}
 8001cde:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001ce0:	f3bf 8f4f 	dsb	sy
}
 8001ce4:	bf00      	nop
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(&SpiHandle);
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <SPIx_Read+0x90>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <SPIx_Read+0x90>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cf4:	601a      	str	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8001cf6:	bf00      	nop
 8001cf8:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <SPIx_Read+0x90>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d1f8      	bne.n	8001cf8 <SPIx_Read+0x58>
  /* read the received data */
  receivedbyte = *(__IO uint8_t *)&SpiHandle.Instance->DR;
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <SPIx_Read+0x90>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	330c      	adds	r3, #12
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	71fb      	strb	r3, [r7, #7]

  /* Wait for the BSY flag reset */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8001d10:	bf00      	nop
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <SPIx_Read+0x90>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d1c:	2b80      	cmp	r3, #128	; 0x80
 8001d1e:	d0f8      	beq.n	8001d12 <SPIx_Read+0x72>


  return receivedbyte;
 8001d20:	79fb      	ldrb	r3, [r7, #7]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	2000030c 	.word	0x2000030c

08001d34 <MAGNETO_IO_Init>:
/**
  * @brief  Configures COMPASS/MAGNETO SPI interface.
  * @retval None
  */
void MAGNETO_IO_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 8001d3a:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <MAGNETO_IO_Init+0x50>)
 8001d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d3e:	4a11      	ldr	r2, [pc, #68]	; (8001d84 <MAGNETO_IO_Init+0x50>)
 8001d40:	f043 0304 	orr.w	r3, r3, #4
 8001d44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d46:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <MAGNETO_IO_Init+0x50>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4a:	f003 0304 	and.w	r3, r3, #4
 8001d4e:	603b      	str	r3, [r7, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 8001d52:	2301      	movs	r3, #1
 8001d54:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001d56:	2301      	movs	r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4808      	ldr	r0, [pc, #32]	; (8001d88 <MAGNETO_IO_Init+0x54>)
 8001d68:	f001 f962 	bl	8003030 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4805      	ldr	r0, [pc, #20]	; (8001d88 <MAGNETO_IO_Init+0x54>)
 8001d72:	f001 fb07 	bl	8003384 <HAL_GPIO_WritePin>

  SPIx_Init();
 8001d76:	f7ff fef1 	bl	8001b5c <SPIx_Init>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000
 8001d88:	48000800 	.word	0x48000800

08001d8c <MAGNETO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS/MAGNETO register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void MAGNETO_IO_Write(uint8_t RegisterAddr, uint8_t Value)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	460a      	mov	r2, r1
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	71bb      	strb	r3, [r7, #6]
  MAGNETO_CS_LOW();
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4811      	ldr	r0, [pc, #68]	; (8001de8 <MAGNETO_IO_Write+0x5c>)
 8001da2:	f001 faef 	bl	8003384 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <MAGNETO_IO_Write+0x60>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MAGNETO_IO_Write+0x60>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <MAGNETO_IO_Write+0x60>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <MAGNETO_IO_Write+0x60>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001dc4:	601a      	str	r2, [r3, #0]
  /* call SPI Read data bus function */
  SPIx_Write(RegisterAddr);
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff37 	bl	8001c3c <SPIx_Write>
  SPIx_Write(Value);
 8001dce:	79bb      	ldrb	r3, [r7, #6]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff33 	bl	8001c3c <SPIx_Write>
  MAGNETO_CS_HIGH();
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2101      	movs	r1, #1
 8001dda:	4803      	ldr	r0, [pc, #12]	; (8001de8 <MAGNETO_IO_Write+0x5c>)
 8001ddc:	f001 fad2 	bl	8003384 <HAL_GPIO_WritePin>
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	48000800 	.word	0x48000800
 8001dec:	2000030c 	.word	0x2000030c

08001df0 <MAGNETO_IO_Read>:
  * @brief  Reads a block of data from the COMPASS/MAGNETO.
  * @param  RegisterAddr : specifies the COMPASS/MAGNETO internal address register to read from
  * @retval ACCELEROMETER register value
  */
uint8_t MAGNETO_IO_Read(uint8_t RegisterAddr)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
  MAGNETO_CS_LOW();
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	481c      	ldr	r0, [pc, #112]	; (8001e70 <MAGNETO_IO_Read+0x80>)
 8001e00:	f001 fac0 	bl	8003384 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001e22:	601a      	str	r2, [r3, #0]
  SPIx_Write(RegisterAddr | 0x80);
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff ff05 	bl	8001c3c <SPIx_Write>
  __SPI_DIRECTION_1LINE_RX(&SpiHandle);
 8001e32:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <MAGNETO_IO_Read+0x84>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e50:	601a      	str	r2, [r3, #0]
  uint8_t val = SPIx_Read();
 8001e52:	f7ff ff25 	bl	8001ca0 <SPIx_Read>
 8001e56:	4603      	mov	r3, r0
 8001e58:	73fb      	strb	r3, [r7, #15]
  MAGNETO_CS_HIGH();
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	4804      	ldr	r0, [pc, #16]	; (8001e70 <MAGNETO_IO_Read+0x80>)
 8001e60:	f001 fa90 	bl	8003384 <HAL_GPIO_WritePin>
  return val;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	48000800 	.word	0x48000800
 8001e74:	2000030c 	.word	0x2000030c

08001e78 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001e7c:	4b19      	ldr	r3, [pc, #100]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e7e:	4a1a      	ldr	r2, [pc, #104]	; (8001ee8 <BSP_LCD_GLASS_Init+0x70>)
 8001e80:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001e88:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e8a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e8e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001e90:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e92:	220c      	movs	r2, #12
 8001e94:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e98:	2240      	movs	r2, #64	; 0x40
 8001e9a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ea4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001ea8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001eb2:	2240      	movs	r2, #64	; 0x40
 8001eb4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8001eb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001ebc:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001ec2:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ec4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ec8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001ed0:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ed2:	f000 f839 	bl	8001f48 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001ed6:	4803      	ldr	r0, [pc, #12]	; (8001ee4 <BSP_LCD_GLASS_Init+0x6c>)
 8001ed8:	f001 fbf2 	bl	80036c0 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001edc:	f000 f82a 	bl	8001f34 <BSP_LCD_GLASS_Clear>
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000370 	.word	0x20000370
 8001ee8:	40002400 	.word	0x40002400

08001eec <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001ef8:	e00b      	b.n	8001f12 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	2200      	movs	r2, #0
 8001efe:	2100      	movs	r1, #0
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 fa41 	bl	8002388 <WriteChar>

    /* Point on the next character */
    ptr++;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d002      	beq.n	8001f20 <BSP_LCD_GLASS_DisplayString+0x34>
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	2b05      	cmp	r3, #5
 8001f1e:	d9ec      	bls.n	8001efa <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001f20:	4803      	ldr	r0, [pc, #12]	; (8001f30 <BSP_LCD_GLASS_DisplayString+0x44>)
 8001f22:	f001 fd3e 	bl	80039a2 <HAL_LCD_UpdateDisplayRequest>
}
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000370 	.word	0x20000370

08001f34 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <BSP_LCD_GLASS_Clear+0x10>)
 8001f3a:	f001 fcdc 	bl	80038f6 <HAL_LCD_Clear>
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000370 	.word	0x20000370

08001f48 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b0c0      	sub	sp, #256	; 0x100
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001f50:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001f60:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001f64:	2244      	movs	r2, #68	; 0x44
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f005 fa05 	bl	8007378 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001f6e:	f107 0320 	add.w	r3, r7, #32
 8001f72:	2288      	movs	r2, #136	; 0x88
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f005 f9fe 	bl	8007378 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7c:	4b51      	ldr	r3, [pc, #324]	; (80020c4 <LCD_MspInit+0x17c>)
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f80:	4a50      	ldr	r2, [pc, #320]	; (80020c4 <LCD_MspInit+0x17c>)
 8001f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f86:	6593      	str	r3, [r2, #88]	; 0x58
 8001f88:	4b4e      	ldr	r3, [pc, #312]	; (80020c4 <LCD_MspInit+0x17c>)
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001f94:	2304      	movs	r3, #4
 8001f96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001fa6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001faa:	4618      	mov	r0, r3
 8001fac:	f001 fe84 	bl	8003cb8 <HAL_RCC_OscConfig>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d000      	beq.n	8001fb8 <LCD_MspInit+0x70>
  {
    while (1);
 8001fb6:	e7fe      	b.n	8001fb6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fbc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001fc6:	f107 0320 	add.w	r3, r7, #32
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 fc62 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd0:	4b3c      	ldr	r3, [pc, #240]	; (80020c4 <LCD_MspInit+0x17c>)
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	4a3b      	ldr	r2, [pc, #236]	; (80020c4 <LCD_MspInit+0x17c>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fdc:	4b39      	ldr	r3, [pc, #228]	; (80020c4 <LCD_MspInit+0x17c>)
 8001fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe8:	4b36      	ldr	r3, [pc, #216]	; (80020c4 <LCD_MspInit+0x17c>)
 8001fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fec:	4a35      	ldr	r2, [pc, #212]	; (80020c4 <LCD_MspInit+0x17c>)
 8001fee:	f043 0302 	orr.w	r3, r3, #2
 8001ff2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff4:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <LCD_MspInit+0x17c>)
 8001ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002000:	4b30      	ldr	r3, [pc, #192]	; (80020c4 <LCD_MspInit+0x17c>)
 8002002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002004:	4a2f      	ldr	r2, [pc, #188]	; (80020c4 <LCD_MspInit+0x17c>)
 8002006:	f043 0304 	orr.w	r3, r3, #4
 800200a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200c:	4b2d      	ldr	r3, [pc, #180]	; (80020c4 <LCD_MspInit+0x17c>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002018:	4b2a      	ldr	r3, [pc, #168]	; (80020c4 <LCD_MspInit+0x17c>)
 800201a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201c:	4a29      	ldr	r2, [pc, #164]	; (80020c4 <LCD_MspInit+0x17c>)
 800201e:	f043 0308 	orr.w	r3, r3, #8
 8002022:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002024:	4b27      	ldr	r3, [pc, #156]	; (80020c4 <LCD_MspInit+0x17c>)
 8002026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002030:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002034:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002038:	2302      	movs	r3, #2
 800203a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002044:	2303      	movs	r3, #3
 8002046:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800204a:	230b      	movs	r3, #11
 800204c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002050:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800205a:	f000 ffe9 	bl	8003030 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800205e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002062:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002066:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800206a:	4619      	mov	r1, r3
 800206c:	4816      	ldr	r0, [pc, #88]	; (80020c8 <LCD_MspInit+0x180>)
 800206e:	f000 ffdf 	bl	8003030 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002072:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002076:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800207a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800207e:	4619      	mov	r1, r3
 8002080:	4812      	ldr	r0, [pc, #72]	; (80020cc <LCD_MspInit+0x184>)
 8002082:	f000 ffd5 	bl	8003030 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002086:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800208a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800208e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002092:	4619      	mov	r1, r3
 8002094:	480e      	ldr	r0, [pc, #56]	; (80020d0 <LCD_MspInit+0x188>)
 8002096:	f000 ffcb 	bl	8003030 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800209a:	2002      	movs	r0, #2
 800209c:	f000 febe 	bl	8002e1c <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <LCD_MspInit+0x17c>)
 80020a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a4:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <LCD_MspInit+0x17c>)
 80020a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020aa:	6593      	str	r3, [r2, #88]	; 0x58
 80020ac:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <LCD_MspInit+0x17c>)
 80020ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
}
 80020b8:	bf00      	nop
 80020ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000
 80020c8:	48000400 	.word	0x48000400
 80020cc:	48000800 	.word	0x48000800
 80020d0:	48000c00 	.word	0x48000c00

080020d4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	70fb      	strb	r3, [r7, #3]
 80020e0:	4613      	mov	r3, r2
 80020e2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80020e4:	2300      	movs	r3, #0
 80020e6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	737b      	strb	r3, [r7, #13]
 80020ec:	2300      	movs	r3, #0
 80020ee:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2bff      	cmp	r3, #255	; 0xff
 80020f6:	f000 80e8 	beq.w	80022ca <Convert+0x1f6>
 80020fa:	2bff      	cmp	r3, #255	; 0xff
 80020fc:	f300 80f1 	bgt.w	80022e2 <Convert+0x20e>
 8002100:	2bb5      	cmp	r3, #181	; 0xb5
 8002102:	f000 80cb 	beq.w	800229c <Convert+0x1c8>
 8002106:	2bb5      	cmp	r3, #181	; 0xb5
 8002108:	f300 80eb 	bgt.w	80022e2 <Convert+0x20e>
 800210c:	2b6e      	cmp	r3, #110	; 0x6e
 800210e:	f300 80a9 	bgt.w	8002264 <Convert+0x190>
 8002112:	2b20      	cmp	r3, #32
 8002114:	f2c0 80e5 	blt.w	80022e2 <Convert+0x20e>
 8002118:	3b20      	subs	r3, #32
 800211a:	2b4e      	cmp	r3, #78	; 0x4e
 800211c:	f200 80e1 	bhi.w	80022e2 <Convert+0x20e>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <Convert+0x54>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	0800226b 	.word	0x0800226b
 800212c:	080022e3 	.word	0x080022e3
 8002130:	080022e3 	.word	0x080022e3
 8002134:	080022e3 	.word	0x080022e3
 8002138:	080022e3 	.word	0x080022e3
 800213c:	080022c3 	.word	0x080022c3
 8002140:	080022e3 	.word	0x080022e3
 8002144:	080022e3 	.word	0x080022e3
 8002148:	08002279 	.word	0x08002279
 800214c:	0800227f 	.word	0x0800227f
 8002150:	08002271 	.word	0x08002271
 8002154:	080022ad 	.word	0x080022ad
 8002158:	080022e3 	.word	0x080022e3
 800215c:	080022a5 	.word	0x080022a5
 8002160:	080022e3 	.word	0x080022e3
 8002164:	080022b5 	.word	0x080022b5
 8002168:	080022d3 	.word	0x080022d3
 800216c:	080022d3 	.word	0x080022d3
 8002170:	080022d3 	.word	0x080022d3
 8002174:	080022d3 	.word	0x080022d3
 8002178:	080022d3 	.word	0x080022d3
 800217c:	080022d3 	.word	0x080022d3
 8002180:	080022d3 	.word	0x080022d3
 8002184:	080022d3 	.word	0x080022d3
 8002188:	080022d3 	.word	0x080022d3
 800218c:	080022d3 	.word	0x080022d3
 8002190:	080022e3 	.word	0x080022e3
 8002194:	080022e3 	.word	0x080022e3
 8002198:	080022e3 	.word	0x080022e3
 800219c:	080022e3 	.word	0x080022e3
 80021a0:	080022e3 	.word	0x080022e3
 80021a4:	080022e3 	.word	0x080022e3
 80021a8:	080022e3 	.word	0x080022e3
 80021ac:	080022e3 	.word	0x080022e3
 80021b0:	080022e3 	.word	0x080022e3
 80021b4:	080022e3 	.word	0x080022e3
 80021b8:	080022e3 	.word	0x080022e3
 80021bc:	080022e3 	.word	0x080022e3
 80021c0:	080022e3 	.word	0x080022e3
 80021c4:	080022e3 	.word	0x080022e3
 80021c8:	080022e3 	.word	0x080022e3
 80021cc:	080022e3 	.word	0x080022e3
 80021d0:	080022e3 	.word	0x080022e3
 80021d4:	080022e3 	.word	0x080022e3
 80021d8:	080022e3 	.word	0x080022e3
 80021dc:	080022e3 	.word	0x080022e3
 80021e0:	080022e3 	.word	0x080022e3
 80021e4:	080022e3 	.word	0x080022e3
 80021e8:	080022e3 	.word	0x080022e3
 80021ec:	080022e3 	.word	0x080022e3
 80021f0:	080022e3 	.word	0x080022e3
 80021f4:	080022e3 	.word	0x080022e3
 80021f8:	080022e3 	.word	0x080022e3
 80021fc:	080022e3 	.word	0x080022e3
 8002200:	080022e3 	.word	0x080022e3
 8002204:	080022e3 	.word	0x080022e3
 8002208:	080022e3 	.word	0x080022e3
 800220c:	080022e3 	.word	0x080022e3
 8002210:	080022e3 	.word	0x080022e3
 8002214:	080022e3 	.word	0x080022e3
 8002218:	080022e3 	.word	0x080022e3
 800221c:	080022e3 	.word	0x080022e3
 8002220:	080022e3 	.word	0x080022e3
 8002224:	080022e3 	.word	0x080022e3
 8002228:	080022e3 	.word	0x080022e3
 800222c:	080022e3 	.word	0x080022e3
 8002230:	080022e3 	.word	0x080022e3
 8002234:	080022e3 	.word	0x080022e3
 8002238:	08002285 	.word	0x08002285
 800223c:	080022e3 	.word	0x080022e3
 8002240:	080022e3 	.word	0x080022e3
 8002244:	080022e3 	.word	0x080022e3
 8002248:	080022e3 	.word	0x080022e3
 800224c:	080022e3 	.word	0x080022e3
 8002250:	080022e3 	.word	0x080022e3
 8002254:	080022e3 	.word	0x080022e3
 8002258:	080022e3 	.word	0x080022e3
 800225c:	0800228d 	.word	0x0800228d
 8002260:	08002295 	.word	0x08002295
 8002264:	2bb0      	cmp	r3, #176	; 0xb0
 8002266:	d028      	beq.n	80022ba <Convert+0x1e6>
 8002268:	e03b      	b.n	80022e2 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 800226a:	2300      	movs	r3, #0
 800226c:	81fb      	strh	r3, [r7, #14]
      break;
 800226e:	e057      	b.n	8002320 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8002270:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002274:	81fb      	strh	r3, [r7, #14]
      break;
 8002276:	e053      	b.n	8002320 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8002278:	2328      	movs	r3, #40	; 0x28
 800227a:	81fb      	strh	r3, [r7, #14]
      break;
 800227c:	e050      	b.n	8002320 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800227e:	2311      	movs	r3, #17
 8002280:	81fb      	strh	r3, [r7, #14]
      break;
 8002282:	e04d      	b.n	8002320 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8002284:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002288:	81fb      	strh	r3, [r7, #14]
      break;
 800228a:	e049      	b.n	8002320 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 800228c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002290:	81fb      	strh	r3, [r7, #14]
      break;
 8002292:	e045      	b.n	8002320 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8002294:	f242 2310 	movw	r3, #8720	; 0x2210
 8002298:	81fb      	strh	r3, [r7, #14]
      break;
 800229a:	e041      	b.n	8002320 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 800229c:	f246 0384 	movw	r3, #24708	; 0x6084
 80022a0:	81fb      	strh	r3, [r7, #14]
      break;
 80022a2:	e03d      	b.n	8002320 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 80022a4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80022a8:	81fb      	strh	r3, [r7, #14]
      break;
 80022aa:	e039      	b.n	8002320 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 80022ac:	f24a 0314 	movw	r3, #40980	; 0xa014
 80022b0:	81fb      	strh	r3, [r7, #14]
      break;
 80022b2:	e035      	b.n	8002320 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 80022b4:	23c0      	movs	r3, #192	; 0xc0
 80022b6:	81fb      	strh	r3, [r7, #14]
      break;
 80022b8:	e032      	b.n	8002320 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 80022ba:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80022be:	81fb      	strh	r3, [r7, #14]
      break;
 80022c0:	e02e      	b.n	8002320 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 80022c2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80022c6:	81fb      	strh	r3, [r7, #14]
      break;
 80022c8:	e02a      	b.n	8002320 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 80022ca:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80022ce:	81fb      	strh	r3, [r7, #14]
      break ;
 80022d0:	e026      	b.n	8002320 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	3b30      	subs	r3, #48	; 0x30
 80022d8:	4a28      	ldr	r2, [pc, #160]	; (800237c <Convert+0x2a8>)
 80022da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022de:	81fb      	strh	r3, [r7, #14]
      break;
 80022e0:	e01e      	b.n	8002320 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b5a      	cmp	r3, #90	; 0x5a
 80022e8:	d80a      	bhi.n	8002300 <Convert+0x22c>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b40      	cmp	r3, #64	; 0x40
 80022f0:	d906      	bls.n	8002300 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	3b41      	subs	r3, #65	; 0x41
 80022f8:	4a21      	ldr	r2, [pc, #132]	; (8002380 <Convert+0x2ac>)
 80022fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022fe:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b7a      	cmp	r3, #122	; 0x7a
 8002306:	d80a      	bhi.n	800231e <Convert+0x24a>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b60      	cmp	r3, #96	; 0x60
 800230e:	d906      	bls.n	800231e <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	3b61      	subs	r3, #97	; 0x61
 8002316:	4a1a      	ldr	r2, [pc, #104]	; (8002380 <Convert+0x2ac>)
 8002318:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800231c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800231e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d103      	bne.n	800232e <Convert+0x25a>
  {
    ch |= 0x0002;
 8002326:	89fb      	ldrh	r3, [r7, #14]
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800232e:	78bb      	ldrb	r3, [r7, #2]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d103      	bne.n	800233c <Convert+0x268>
  {
    ch |= 0x0020;
 8002334:	89fb      	ldrh	r3, [r7, #14]
 8002336:	f043 0320 	orr.w	r3, r3, #32
 800233a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800233c:	230c      	movs	r3, #12
 800233e:	737b      	strb	r3, [r7, #13]
 8002340:	2300      	movs	r3, #0
 8002342:	733b      	strb	r3, [r7, #12]
 8002344:	e010      	b.n	8002368 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002346:	89fa      	ldrh	r2, [r7, #14]
 8002348:	7b7b      	ldrb	r3, [r7, #13]
 800234a:	fa42 f303 	asr.w	r3, r2, r3
 800234e:	461a      	mov	r2, r3
 8002350:	7b3b      	ldrb	r3, [r7, #12]
 8002352:	f002 020f 	and.w	r2, r2, #15
 8002356:	490b      	ldr	r1, [pc, #44]	; (8002384 <Convert+0x2b0>)
 8002358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800235c:	7b7b      	ldrb	r3, [r7, #13]
 800235e:	3b04      	subs	r3, #4
 8002360:	737b      	strb	r3, [r7, #13]
 8002362:	7b3b      	ldrb	r3, [r7, #12]
 8002364:	3301      	adds	r3, #1
 8002366:	733b      	strb	r3, [r7, #12]
 8002368:	7b3b      	ldrb	r3, [r7, #12]
 800236a:	2b03      	cmp	r3, #3
 800236c:	d9eb      	bls.n	8002346 <Convert+0x272>
  }
}
 800236e:	bf00      	nop
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	08007d98 	.word	0x08007d98
 8002380:	08007d64 	.word	0x08007d64
 8002384:	200003ac 	.word	0x200003ac

08002388 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	4608      	mov	r0, r1
 8002392:	4611      	mov	r1, r2
 8002394:	461a      	mov	r2, r3
 8002396:	4603      	mov	r3, r0
 8002398:	70fb      	strb	r3, [r7, #3]
 800239a:	460b      	mov	r3, r1
 800239c:	70bb      	strb	r3, [r7, #2]
 800239e:	4613      	mov	r3, r2
 80023a0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80023a6:	78ba      	ldrb	r2, [r7, #2]
 80023a8:	78fb      	ldrb	r3, [r7, #3]
 80023aa:	4619      	mov	r1, r3
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff fe91 	bl	80020d4 <Convert>

  switch (Position)
 80023b2:	787b      	ldrb	r3, [r7, #1]
 80023b4:	2b05      	cmp	r3, #5
 80023b6:	f200 835b 	bhi.w	8002a70 <WriteChar+0x6e8>
 80023ba:	a201      	add	r2, pc, #4	; (adr r2, 80023c0 <WriteChar+0x38>)
 80023bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c0:	080023d9 	.word	0x080023d9
 80023c4:	080024d3 	.word	0x080024d3
 80023c8:	080025ed 	.word	0x080025ed
 80023cc:	080026ef 	.word	0x080026ef
 80023d0:	0800281d 	.word	0x0800281d
 80023d4:	08002967 	.word	0x08002967
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80023d8:	4b80      	ldr	r3, [pc, #512]	; (80025dc <WriteChar+0x254>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	f003 0210 	and.w	r2, r3, #16
 80023e2:	4b7e      	ldr	r3, [pc, #504]	; (80025dc <WriteChar+0x254>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	085b      	lsrs	r3, r3, #1
 80023e8:	05db      	lsls	r3, r3, #23
 80023ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023ee:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80023f0:	4b7a      	ldr	r3, [pc, #488]	; (80025dc <WriteChar+0x254>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	089b      	lsrs	r3, r3, #2
 80023f6:	059b      	lsls	r3, r3, #22
 80023f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023fc:	431a      	orrs	r2, r3
 80023fe:	4b77      	ldr	r3, [pc, #476]	; (80025dc <WriteChar+0x254>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	4a74      	ldr	r2, [pc, #464]	; (80025e0 <WriteChar+0x258>)
 800240e:	2100      	movs	r1, #0
 8002410:	4874      	ldr	r0, [pc, #464]	; (80025e4 <WriteChar+0x25c>)
 8002412:	f001 fa15 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002416:	4b71      	ldr	r3, [pc, #452]	; (80025dc <WriteChar+0x254>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	f003 0210 	and.w	r2, r3, #16
 8002420:	4b6e      	ldr	r3, [pc, #440]	; (80025dc <WriteChar+0x254>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	085b      	lsrs	r3, r3, #1
 8002426:	05db      	lsls	r3, r3, #23
 8002428:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800242c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800242e:	4b6b      	ldr	r3, [pc, #428]	; (80025dc <WriteChar+0x254>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	089b      	lsrs	r3, r3, #2
 8002434:	059b      	lsls	r3, r3, #22
 8002436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800243a:	431a      	orrs	r2, r3
 800243c:	4b67      	ldr	r3, [pc, #412]	; (80025dc <WriteChar+0x254>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4a65      	ldr	r2, [pc, #404]	; (80025e0 <WriteChar+0x258>)
 800244c:	2102      	movs	r1, #2
 800244e:	4865      	ldr	r0, [pc, #404]	; (80025e4 <WriteChar+0x25c>)
 8002450:	f001 f9f6 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002454:	4b61      	ldr	r3, [pc, #388]	; (80025dc <WriteChar+0x254>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	f003 0210 	and.w	r2, r3, #16
 800245e:	4b5f      	ldr	r3, [pc, #380]	; (80025dc <WriteChar+0x254>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	05db      	lsls	r3, r3, #23
 8002466:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800246a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800246c:	4b5b      	ldr	r3, [pc, #364]	; (80025dc <WriteChar+0x254>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	059b      	lsls	r3, r3, #22
 8002474:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002478:	431a      	orrs	r2, r3
 800247a:	4b58      	ldr	r3, [pc, #352]	; (80025dc <WriteChar+0x254>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4a55      	ldr	r2, [pc, #340]	; (80025e0 <WriteChar+0x258>)
 800248a:	2104      	movs	r1, #4
 800248c:	4855      	ldr	r0, [pc, #340]	; (80025e4 <WriteChar+0x25c>)
 800248e:	f001 f9d7 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002492:	4b52      	ldr	r3, [pc, #328]	; (80025dc <WriteChar+0x254>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	f003 0210 	and.w	r2, r3, #16
 800249c:	4b4f      	ldr	r3, [pc, #316]	; (80025dc <WriteChar+0x254>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	085b      	lsrs	r3, r3, #1
 80024a2:	05db      	lsls	r3, r3, #23
 80024a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024a8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80024aa:	4b4c      	ldr	r3, [pc, #304]	; (80025dc <WriteChar+0x254>)
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	089b      	lsrs	r3, r3, #2
 80024b0:	059b      	lsls	r3, r3, #22
 80024b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b6:	431a      	orrs	r2, r3
 80024b8:	4b48      	ldr	r3, [pc, #288]	; (80025dc <WriteChar+0x254>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4a46      	ldr	r2, [pc, #280]	; (80025e0 <WriteChar+0x258>)
 80024c8:	2106      	movs	r1, #6
 80024ca:	4846      	ldr	r0, [pc, #280]	; (80025e4 <WriteChar+0x25c>)
 80024cc:	f001 f9b8 	bl	8003840 <HAL_LCD_Write>
      break;
 80024d0:	e2cf      	b.n	8002a72 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80024d2:	4b42      	ldr	r3, [pc, #264]	; (80025dc <WriteChar+0x254>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	019b      	lsls	r3, r3, #6
 80024d8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80024dc:	4b3f      	ldr	r3, [pc, #252]	; (80025dc <WriteChar+0x254>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	085b      	lsrs	r3, r3, #1
 80024e2:	035b      	lsls	r3, r3, #13
 80024e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024e8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80024ea:	4b3c      	ldr	r3, [pc, #240]	; (80025dc <WriteChar+0x254>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	031b      	lsls	r3, r3, #12
 80024f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024f6:	431a      	orrs	r2, r3
 80024f8:	4b38      	ldr	r3, [pc, #224]	; (80025dc <WriteChar+0x254>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	08db      	lsrs	r3, r3, #3
 80024fe:	015b      	lsls	r3, r3, #5
 8002500:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4a37      	ldr	r2, [pc, #220]	; (80025e8 <WriteChar+0x260>)
 800250c:	2100      	movs	r1, #0
 800250e:	4835      	ldr	r0, [pc, #212]	; (80025e4 <WriteChar+0x25c>)
 8002510:	f001 f996 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002514:	4b31      	ldr	r3, [pc, #196]	; (80025dc <WriteChar+0x254>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	019b      	lsls	r3, r3, #6
 800251a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800251e:	4b2f      	ldr	r3, [pc, #188]	; (80025dc <WriteChar+0x254>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	085b      	lsrs	r3, r3, #1
 8002524:	035b      	lsls	r3, r3, #13
 8002526:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800252a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800252c:	4b2b      	ldr	r3, [pc, #172]	; (80025dc <WriteChar+0x254>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	089b      	lsrs	r3, r3, #2
 8002532:	031b      	lsls	r3, r3, #12
 8002534:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002538:	431a      	orrs	r2, r3
 800253a:	4b28      	ldr	r3, [pc, #160]	; (80025dc <WriteChar+0x254>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	08db      	lsrs	r3, r3, #3
 8002540:	015b      	lsls	r3, r3, #5
 8002542:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002546:	4313      	orrs	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4a26      	ldr	r2, [pc, #152]	; (80025e8 <WriteChar+0x260>)
 800254e:	2102      	movs	r1, #2
 8002550:	4824      	ldr	r0, [pc, #144]	; (80025e4 <WriteChar+0x25c>)
 8002552:	f001 f975 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002556:	4b21      	ldr	r3, [pc, #132]	; (80025dc <WriteChar+0x254>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	019b      	lsls	r3, r3, #6
 800255c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002560:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <WriteChar+0x254>)
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	085b      	lsrs	r3, r3, #1
 8002566:	035b      	lsls	r3, r3, #13
 8002568:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800256c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800256e:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <WriteChar+0x254>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	089b      	lsrs	r3, r3, #2
 8002574:	031b      	lsls	r3, r3, #12
 8002576:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800257a:	431a      	orrs	r2, r3
 800257c:	4b17      	ldr	r3, [pc, #92]	; (80025dc <WriteChar+0x254>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	08db      	lsrs	r3, r3, #3
 8002582:	015b      	lsls	r3, r3, #5
 8002584:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002588:	4313      	orrs	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4a16      	ldr	r2, [pc, #88]	; (80025e8 <WriteChar+0x260>)
 8002590:	2104      	movs	r1, #4
 8002592:	4814      	ldr	r0, [pc, #80]	; (80025e4 <WriteChar+0x25c>)
 8002594:	f001 f954 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002598:	4b10      	ldr	r3, [pc, #64]	; (80025dc <WriteChar+0x254>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	019b      	lsls	r3, r3, #6
 800259e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <WriteChar+0x254>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	085b      	lsrs	r3, r3, #1
 80025a8:	035b      	lsls	r3, r3, #13
 80025aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025ae:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80025b0:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <WriteChar+0x254>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	089b      	lsrs	r3, r3, #2
 80025b6:	031b      	lsls	r3, r3, #12
 80025b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025bc:	431a      	orrs	r2, r3
 80025be:	4b07      	ldr	r3, [pc, #28]	; (80025dc <WriteChar+0x254>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	08db      	lsrs	r3, r3, #3
 80025c4:	015b      	lsls	r3, r3, #5
 80025c6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4a05      	ldr	r2, [pc, #20]	; (80025e8 <WriteChar+0x260>)
 80025d2:	2106      	movs	r1, #6
 80025d4:	4803      	ldr	r0, [pc, #12]	; (80025e4 <WriteChar+0x25c>)
 80025d6:	f001 f933 	bl	8003840 <HAL_LCD_Write>
      break;
 80025da:	e24a      	b.n	8002a72 <WriteChar+0x6ea>
 80025dc:	200003ac 	.word	0x200003ac
 80025e0:	ff3fffe7 	.word	0xff3fffe7
 80025e4:	20000370 	.word	0x20000370
 80025e8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80025ec:	4b88      	ldr	r3, [pc, #544]	; (8002810 <WriteChar+0x488>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	03db      	lsls	r3, r3, #15
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	4b86      	ldr	r3, [pc, #536]	; (8002810 <WriteChar+0x488>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	085b      	lsrs	r3, r3, #1
 80025fa:	075b      	lsls	r3, r3, #29
 80025fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002600:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002602:	4b83      	ldr	r3, [pc, #524]	; (8002810 <WriteChar+0x488>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	089b      	lsrs	r3, r3, #2
 8002608:	071b      	lsls	r3, r3, #28
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	431a      	orrs	r2, r3
 8002610:	4b7f      	ldr	r3, [pc, #508]	; (8002810 <WriteChar+0x488>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	08db      	lsrs	r3, r3, #3
 8002616:	039b      	lsls	r3, r3, #14
 8002618:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800261c:	4313      	orrs	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4a7c      	ldr	r2, [pc, #496]	; (8002814 <WriteChar+0x48c>)
 8002624:	2100      	movs	r1, #0
 8002626:	487c      	ldr	r0, [pc, #496]	; (8002818 <WriteChar+0x490>)
 8002628:	f001 f90a 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800262c:	4b78      	ldr	r3, [pc, #480]	; (8002810 <WriteChar+0x488>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	03db      	lsls	r3, r3, #15
 8002632:	b29a      	uxth	r2, r3
 8002634:	4b76      	ldr	r3, [pc, #472]	; (8002810 <WriteChar+0x488>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	085b      	lsrs	r3, r3, #1
 800263a:	075b      	lsls	r3, r3, #29
 800263c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002640:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002642:	4b73      	ldr	r3, [pc, #460]	; (8002810 <WriteChar+0x488>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	089b      	lsrs	r3, r3, #2
 8002648:	071b      	lsls	r3, r3, #28
 800264a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264e:	431a      	orrs	r2, r3
 8002650:	4b6f      	ldr	r3, [pc, #444]	; (8002810 <WriteChar+0x488>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	08db      	lsrs	r3, r3, #3
 8002656:	039b      	lsls	r3, r3, #14
 8002658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4a6c      	ldr	r2, [pc, #432]	; (8002814 <WriteChar+0x48c>)
 8002664:	2102      	movs	r1, #2
 8002666:	486c      	ldr	r0, [pc, #432]	; (8002818 <WriteChar+0x490>)
 8002668:	f001 f8ea 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800266c:	4b68      	ldr	r3, [pc, #416]	; (8002810 <WriteChar+0x488>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	03db      	lsls	r3, r3, #15
 8002672:	b29a      	uxth	r2, r3
 8002674:	4b66      	ldr	r3, [pc, #408]	; (8002810 <WriteChar+0x488>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	085b      	lsrs	r3, r3, #1
 800267a:	075b      	lsls	r3, r3, #29
 800267c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002680:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002682:	4b63      	ldr	r3, [pc, #396]	; (8002810 <WriteChar+0x488>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	089b      	lsrs	r3, r3, #2
 8002688:	071b      	lsls	r3, r3, #28
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	431a      	orrs	r2, r3
 8002690:	4b5f      	ldr	r3, [pc, #380]	; (8002810 <WriteChar+0x488>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	08db      	lsrs	r3, r3, #3
 8002696:	039b      	lsls	r3, r3, #14
 8002698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800269c:	4313      	orrs	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4a5c      	ldr	r2, [pc, #368]	; (8002814 <WriteChar+0x48c>)
 80026a4:	2104      	movs	r1, #4
 80026a6:	485c      	ldr	r0, [pc, #368]	; (8002818 <WriteChar+0x490>)
 80026a8:	f001 f8ca 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80026ac:	4b58      	ldr	r3, [pc, #352]	; (8002810 <WriteChar+0x488>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	03db      	lsls	r3, r3, #15
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	4b56      	ldr	r3, [pc, #344]	; (8002810 <WriteChar+0x488>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	085b      	lsrs	r3, r3, #1
 80026ba:	075b      	lsls	r3, r3, #29
 80026bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026c0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80026c2:	4b53      	ldr	r3, [pc, #332]	; (8002810 <WriteChar+0x488>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	089b      	lsrs	r3, r3, #2
 80026c8:	071b      	lsls	r3, r3, #28
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ce:	431a      	orrs	r2, r3
 80026d0:	4b4f      	ldr	r3, [pc, #316]	; (8002810 <WriteChar+0x488>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	08db      	lsrs	r3, r3, #3
 80026d6:	039b      	lsls	r3, r3, #14
 80026d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4a4c      	ldr	r2, [pc, #304]	; (8002814 <WriteChar+0x48c>)
 80026e4:	2106      	movs	r1, #6
 80026e6:	484c      	ldr	r0, [pc, #304]	; (8002818 <WriteChar+0x490>)
 80026e8:	f001 f8aa 	bl	8003840 <HAL_LCD_Write>
      break;
 80026ec:	e1c1      	b.n	8002a72 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80026ee:	4b48      	ldr	r3, [pc, #288]	; (8002810 <WriteChar+0x488>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	07da      	lsls	r2, r3, #31
 80026f4:	4b46      	ldr	r3, [pc, #280]	; (8002810 <WriteChar+0x488>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	08db      	lsrs	r3, r3, #3
 80026fa:	079b      	lsls	r3, r3, #30
 80026fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002700:	4313      	orrs	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800270a:	2100      	movs	r1, #0
 800270c:	4842      	ldr	r0, [pc, #264]	; (8002818 <WriteChar+0x490>)
 800270e:	f001 f897 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002712:	4b3f      	ldr	r3, [pc, #252]	; (8002810 <WriteChar+0x488>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0202 	and.w	r2, r3, #2
 800271a:	4b3d      	ldr	r3, [pc, #244]	; (8002810 <WriteChar+0x488>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	089b      	lsrs	r3, r3, #2
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	4313      	orrs	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f06f 0203 	mvn.w	r2, #3
 800272e:	2101      	movs	r1, #1
 8002730:	4839      	ldr	r0, [pc, #228]	; (8002818 <WriteChar+0x490>)
 8002732:	f001 f885 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002736:	4b36      	ldr	r3, [pc, #216]	; (8002810 <WriteChar+0x488>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	07da      	lsls	r2, r3, #31
 800273c:	4b34      	ldr	r3, [pc, #208]	; (8002810 <WriteChar+0x488>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	08db      	lsrs	r3, r3, #3
 8002742:	079b      	lsls	r3, r3, #30
 8002744:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002748:	4313      	orrs	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002752:	2102      	movs	r1, #2
 8002754:	4830      	ldr	r0, [pc, #192]	; (8002818 <WriteChar+0x490>)
 8002756:	f001 f873 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800275a:	4b2d      	ldr	r3, [pc, #180]	; (8002810 <WriteChar+0x488>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0202 	and.w	r2, r3, #2
 8002762:	4b2b      	ldr	r3, [pc, #172]	; (8002810 <WriteChar+0x488>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	089b      	lsrs	r3, r3, #2
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	4313      	orrs	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f06f 0203 	mvn.w	r2, #3
 8002776:	2103      	movs	r1, #3
 8002778:	4827      	ldr	r0, [pc, #156]	; (8002818 <WriteChar+0x490>)
 800277a:	f001 f861 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800277e:	4b24      	ldr	r3, [pc, #144]	; (8002810 <WriteChar+0x488>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	07da      	lsls	r2, r3, #31
 8002784:	4b22      	ldr	r3, [pc, #136]	; (8002810 <WriteChar+0x488>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	08db      	lsrs	r3, r3, #3
 800278a:	079b      	lsls	r3, r3, #30
 800278c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002790:	4313      	orrs	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800279a:	2104      	movs	r1, #4
 800279c:	481e      	ldr	r0, [pc, #120]	; (8002818 <WriteChar+0x490>)
 800279e:	f001 f84f 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80027a2:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <WriteChar+0x488>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 0202 	and.w	r2, r3, #2
 80027aa:	4b19      	ldr	r3, [pc, #100]	; (8002810 <WriteChar+0x488>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f06f 0203 	mvn.w	r2, #3
 80027be:	2105      	movs	r1, #5
 80027c0:	4815      	ldr	r0, [pc, #84]	; (8002818 <WriteChar+0x490>)
 80027c2:	f001 f83d 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80027c6:	4b12      	ldr	r3, [pc, #72]	; (8002810 <WriteChar+0x488>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	07da      	lsls	r2, r3, #31
 80027cc:	4b10      	ldr	r3, [pc, #64]	; (8002810 <WriteChar+0x488>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	08db      	lsrs	r3, r3, #3
 80027d2:	079b      	lsls	r3, r3, #30
 80027d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80027d8:	4313      	orrs	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80027e2:	2106      	movs	r1, #6
 80027e4:	480c      	ldr	r0, [pc, #48]	; (8002818 <WriteChar+0x490>)
 80027e6:	f001 f82b 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80027ea:	4b09      	ldr	r3, [pc, #36]	; (8002810 <WriteChar+0x488>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f003 0202 	and.w	r2, r3, #2
 80027f2:	4b07      	ldr	r3, [pc, #28]	; (8002810 <WriteChar+0x488>)
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f06f 0203 	mvn.w	r2, #3
 8002806:	2107      	movs	r1, #7
 8002808:	4803      	ldr	r0, [pc, #12]	; (8002818 <WriteChar+0x490>)
 800280a:	f001 f819 	bl	8003840 <HAL_LCD_Write>
      break;
 800280e:	e130      	b.n	8002a72 <WriteChar+0x6ea>
 8002810:	200003ac 	.word	0x200003ac
 8002814:	cfff3fff 	.word	0xcfff3fff
 8002818:	20000370 	.word	0x20000370

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800281c:	4b97      	ldr	r3, [pc, #604]	; (8002a7c <WriteChar+0x6f4>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	065b      	lsls	r3, r3, #25
 8002824:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002828:	4b94      	ldr	r3, [pc, #592]	; (8002a7c <WriteChar+0x6f4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	089b      	lsrs	r3, r3, #2
 800282e:	061b      	lsls	r3, r3, #24
 8002830:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002834:	4313      	orrs	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800283e:	2100      	movs	r1, #0
 8002840:	488f      	ldr	r0, [pc, #572]	; (8002a80 <WriteChar+0x6f8>)
 8002842:	f000 fffd 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002846:	4b8d      	ldr	r3, [pc, #564]	; (8002a7c <WriteChar+0x6f4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	f003 0208 	and.w	r2, r3, #8
 8002850:	4b8a      	ldr	r3, [pc, #552]	; (8002a7c <WriteChar+0x6f4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	08db      	lsrs	r3, r3, #3
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	4313      	orrs	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f06f 020c 	mvn.w	r2, #12
 8002866:	2101      	movs	r1, #1
 8002868:	4885      	ldr	r0, [pc, #532]	; (8002a80 <WriteChar+0x6f8>)
 800286a:	f000 ffe9 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800286e:	4b83      	ldr	r3, [pc, #524]	; (8002a7c <WriteChar+0x6f4>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	085b      	lsrs	r3, r3, #1
 8002874:	065b      	lsls	r3, r3, #25
 8002876:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800287a:	4b80      	ldr	r3, [pc, #512]	; (8002a7c <WriteChar+0x6f4>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	089b      	lsrs	r3, r3, #2
 8002880:	061b      	lsls	r3, r3, #24
 8002882:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002886:	4313      	orrs	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002890:	2102      	movs	r1, #2
 8002892:	487b      	ldr	r0, [pc, #492]	; (8002a80 <WriteChar+0x6f8>)
 8002894:	f000 ffd4 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002898:	4b78      	ldr	r3, [pc, #480]	; (8002a7c <WriteChar+0x6f4>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	f003 0208 	and.w	r2, r3, #8
 80028a2:	4b76      	ldr	r3, [pc, #472]	; (8002a7c <WriteChar+0x6f4>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	08db      	lsrs	r3, r3, #3
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	4313      	orrs	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f06f 020c 	mvn.w	r2, #12
 80028b8:	2103      	movs	r1, #3
 80028ba:	4871      	ldr	r0, [pc, #452]	; (8002a80 <WriteChar+0x6f8>)
 80028bc:	f000 ffc0 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80028c0:	4b6e      	ldr	r3, [pc, #440]	; (8002a7c <WriteChar+0x6f4>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	085b      	lsrs	r3, r3, #1
 80028c6:	065b      	lsls	r3, r3, #25
 80028c8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80028cc:	4b6b      	ldr	r3, [pc, #428]	; (8002a7c <WriteChar+0x6f4>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	089b      	lsrs	r3, r3, #2
 80028d2:	061b      	lsls	r3, r3, #24
 80028d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028d8:	4313      	orrs	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80028e2:	2104      	movs	r1, #4
 80028e4:	4866      	ldr	r0, [pc, #408]	; (8002a80 <WriteChar+0x6f8>)
 80028e6:	f000 ffab 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80028ea:	4b64      	ldr	r3, [pc, #400]	; (8002a7c <WriteChar+0x6f4>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	f003 0208 	and.w	r2, r3, #8
 80028f4:	4b61      	ldr	r3, [pc, #388]	; (8002a7c <WriteChar+0x6f4>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	08db      	lsrs	r3, r3, #3
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	4313      	orrs	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f06f 020c 	mvn.w	r2, #12
 800290a:	2105      	movs	r1, #5
 800290c:	485c      	ldr	r0, [pc, #368]	; (8002a80 <WriteChar+0x6f8>)
 800290e:	f000 ff97 	bl	8003840 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002912:	4b5a      	ldr	r3, [pc, #360]	; (8002a7c <WriteChar+0x6f4>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	085b      	lsrs	r3, r3, #1
 8002918:	065b      	lsls	r3, r3, #25
 800291a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800291e:	4b57      	ldr	r3, [pc, #348]	; (8002a7c <WriteChar+0x6f4>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	061b      	lsls	r3, r3, #24
 8002926:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002934:	2106      	movs	r1, #6
 8002936:	4852      	ldr	r0, [pc, #328]	; (8002a80 <WriteChar+0x6f8>)
 8002938:	f000 ff82 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800293c:	4b4f      	ldr	r3, [pc, #316]	; (8002a7c <WriteChar+0x6f4>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	f003 0208 	and.w	r2, r3, #8
 8002946:	4b4d      	ldr	r3, [pc, #308]	; (8002a7c <WriteChar+0x6f4>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	08db      	lsrs	r3, r3, #3
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	4313      	orrs	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f06f 020c 	mvn.w	r2, #12
 800295c:	2107      	movs	r1, #7
 800295e:	4848      	ldr	r0, [pc, #288]	; (8002a80 <WriteChar+0x6f8>)
 8002960:	f000 ff6e 	bl	8003840 <HAL_LCD_Write>
      break;
 8002964:	e085      	b.n	8002a72 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002966:	4b45      	ldr	r3, [pc, #276]	; (8002a7c <WriteChar+0x6f4>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	045b      	lsls	r3, r3, #17
 800296c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002970:	4b42      	ldr	r3, [pc, #264]	; (8002a7c <WriteChar+0x6f4>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	085b      	lsrs	r3, r3, #1
 8002976:	021b      	lsls	r3, r3, #8
 8002978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800297c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800297e:	4b3f      	ldr	r3, [pc, #252]	; (8002a7c <WriteChar+0x6f4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	089b      	lsrs	r3, r3, #2
 8002984:	025b      	lsls	r3, r3, #9
 8002986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800298a:	431a      	orrs	r2, r3
 800298c:	4b3b      	ldr	r3, [pc, #236]	; (8002a7c <WriteChar+0x6f4>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	08db      	lsrs	r3, r3, #3
 8002992:	069b      	lsls	r3, r3, #26
 8002994:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002998:	4313      	orrs	r3, r2
 800299a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4a39      	ldr	r2, [pc, #228]	; (8002a84 <WriteChar+0x6fc>)
 80029a0:	2100      	movs	r1, #0
 80029a2:	4837      	ldr	r0, [pc, #220]	; (8002a80 <WriteChar+0x6f8>)
 80029a4:	f000 ff4c 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80029a8:	4b34      	ldr	r3, [pc, #208]	; (8002a7c <WriteChar+0x6f4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	045b      	lsls	r3, r3, #17
 80029ae:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80029b2:	4b32      	ldr	r3, [pc, #200]	; (8002a7c <WriteChar+0x6f4>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	085b      	lsrs	r3, r3, #1
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029be:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80029c0:	4b2e      	ldr	r3, [pc, #184]	; (8002a7c <WriteChar+0x6f4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	089b      	lsrs	r3, r3, #2
 80029c6:	025b      	lsls	r3, r3, #9
 80029c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029cc:	431a      	orrs	r2, r3
 80029ce:	4b2b      	ldr	r3, [pc, #172]	; (8002a7c <WriteChar+0x6f4>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	08db      	lsrs	r3, r3, #3
 80029d4:	069b      	lsls	r3, r3, #26
 80029d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80029da:	4313      	orrs	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	4a28      	ldr	r2, [pc, #160]	; (8002a84 <WriteChar+0x6fc>)
 80029e2:	2102      	movs	r1, #2
 80029e4:	4826      	ldr	r0, [pc, #152]	; (8002a80 <WriteChar+0x6f8>)
 80029e6:	f000 ff2b 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80029ea:	4b24      	ldr	r3, [pc, #144]	; (8002a7c <WriteChar+0x6f4>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	045b      	lsls	r3, r3, #17
 80029f0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80029f4:	4b21      	ldr	r3, [pc, #132]	; (8002a7c <WriteChar+0x6f4>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	021b      	lsls	r3, r3, #8
 80029fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a00:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002a02:	4b1e      	ldr	r3, [pc, #120]	; (8002a7c <WriteChar+0x6f4>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	089b      	lsrs	r3, r3, #2
 8002a08:	025b      	lsls	r3, r3, #9
 8002a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	4b1a      	ldr	r3, [pc, #104]	; (8002a7c <WriteChar+0x6f4>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	08db      	lsrs	r3, r3, #3
 8002a16:	069b      	lsls	r3, r3, #26
 8002a18:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	4a18      	ldr	r2, [pc, #96]	; (8002a84 <WriteChar+0x6fc>)
 8002a24:	2104      	movs	r1, #4
 8002a26:	4816      	ldr	r0, [pc, #88]	; (8002a80 <WriteChar+0x6f8>)
 8002a28:	f000 ff0a 	bl	8003840 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a2c:	4b13      	ldr	r3, [pc, #76]	; (8002a7c <WriteChar+0x6f4>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	045b      	lsls	r3, r3, #17
 8002a32:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002a36:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <WriteChar+0x6f4>)
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	085b      	lsrs	r3, r3, #1
 8002a3c:	021b      	lsls	r3, r3, #8
 8002a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a42:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002a44:	4b0d      	ldr	r3, [pc, #52]	; (8002a7c <WriteChar+0x6f4>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	089b      	lsrs	r3, r3, #2
 8002a4a:	025b      	lsls	r3, r3, #9
 8002a4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a50:	431a      	orrs	r2, r3
 8002a52:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <WriteChar+0x6f4>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	08db      	lsrs	r3, r3, #3
 8002a58:	069b      	lsls	r3, r3, #26
 8002a5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <WriteChar+0x6fc>)
 8002a66:	2106      	movs	r1, #6
 8002a68:	4805      	ldr	r0, [pc, #20]	; (8002a80 <WriteChar+0x6f8>)
 8002a6a:	f000 fee9 	bl	8003840 <HAL_LCD_Write>
      break;
 8002a6e:	e000      	b.n	8002a72 <WriteChar+0x6ea>

    default:
      break;
 8002a70:	bf00      	nop
  }
}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200003ac 	.word	0x200003ac
 8002a80:	20000370 	.word	0x20000370
 8002a84:	fbfdfcff 	.word	0xfbfdfcff

08002a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_MspInit+0x44>)
 8002a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a92:	4a0e      	ldr	r2, [pc, #56]	; (8002acc <HAL_MspInit+0x44>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	6613      	str	r3, [r2, #96]	; 0x60
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <HAL_MspInit+0x44>)
 8002a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa6:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_MspInit+0x44>)
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aaa:	4a08      	ldr	r2, [pc, #32]	; (8002acc <HAL_MspInit+0x44>)
 8002aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	6593      	str	r3, [r2, #88]	; 0x58
 8002ab2:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_MspInit+0x44>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <NMI_Handler+0x4>

08002ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ada:	e7fe      	b.n	8002ada <HardFault_Handler+0x4>

08002adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <MemManage_Handler+0x4>

08002ae2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <BusFault_Handler+0x4>

08002ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <UsageFault_Handler+0x4>

08002aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b1c:	f000 f95e 	bl	8002ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b2c:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <_sbrk+0x5c>)
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <_sbrk+0x60>)
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b38:	4b13      	ldr	r3, [pc, #76]	; (8002b88 <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <_sbrk+0x64>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <_sbrk+0x68>)
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b46:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d207      	bcs.n	8002b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b54:	f004 fbe6 	bl	8007324 <__errno>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b62:	e009      	b.n	8002b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b64:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <_sbrk+0x64>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <_sbrk+0x64>)
 8002b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20018000 	.word	0x20018000
 8002b84:	00000400 	.word	0x00000400
 8002b88:	200003bc 	.word	0x200003bc
 8002b8c:	20000458 	.word	0x20000458

08002b90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <SystemInit+0x20>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9a:	4a05      	ldr	r2, [pc, #20]	; (8002bb0 <SystemInit+0x20>)
 8002b9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bb8:	4b14      	ldr	r3, [pc, #80]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bba:	4a15      	ldr	r2, [pc, #84]	; (8002c10 <MX_USART2_UART_Init+0x5c>)
 8002bbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002bbe:	4b13      	ldr	r3, [pc, #76]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bc6:	4b11      	ldr	r3, [pc, #68]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bcc:	4b0f      	ldr	r3, [pc, #60]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bd8:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bda:	220c      	movs	r2, #12
 8002bdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bde:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002be4:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bea:	4b08      	ldr	r3, [pc, #32]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bf0:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bf6:	4805      	ldr	r0, [pc, #20]	; (8002c0c <MX_USART2_UART_Init+0x58>)
 8002bf8:	f003 fedd 	bl	80069b6 <HAL_UART_Init>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002c02:	f7fe fd0b 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	200003c0 	.word	0x200003c0
 8002c10:	40004400 	.word	0x40004400

08002c14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b0ac      	sub	sp, #176	; 0xb0
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	2288      	movs	r2, #136	; 0x88
 8002c32:	2100      	movs	r1, #0
 8002c34:	4618      	mov	r0, r3
 8002c36:	f004 fb9f 	bl	8007378 <memset>
  if(uartHandle->Instance==USART2)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a21      	ldr	r2, [pc, #132]	; (8002cc4 <HAL_UART_MspInit+0xb0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d13a      	bne.n	8002cba <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c44:	2302      	movs	r3, #2
 8002c46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4618      	mov	r0, r3
 8002c52:	f001 fe1f 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c5c:	f7fe fcde 	bl	800161c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c60:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	4a18      	ldr	r2, [pc, #96]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c6a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c6c:	4b16      	ldr	r3, [pc, #88]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c74:	613b      	str	r3, [r7, #16]
 8002c76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c78:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c7c:	4a12      	ldr	r2, [pc, #72]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c7e:	f043 0308 	orr.w	r3, r3, #8
 8002c82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c84:	4b10      	ldr	r3, [pc, #64]	; (8002cc8 <HAL_UART_MspInit+0xb4>)
 8002c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c88:	f003 0308 	and.w	r3, r3, #8
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002c90:	2360      	movs	r3, #96	; 0x60
 8002c92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	2302      	movs	r3, #2
 8002c98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ca8:	2307      	movs	r3, #7
 8002caa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HAL_UART_MspInit+0xb8>)
 8002cb6:	f000 f9bb 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002cba:	bf00      	nop
 8002cbc:	37b0      	adds	r7, #176	; 0xb0
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40004400 	.word	0x40004400
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	48000c00 	.word	0x48000c00

08002cd0 <Reset_Handler>:
 8002cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d08 <LoopForever+0x2>
 8002cd4:	f7ff ff5c 	bl	8002b90 <SystemInit>
 8002cd8:	480c      	ldr	r0, [pc, #48]	; (8002d0c <LoopForever+0x6>)
 8002cda:	490d      	ldr	r1, [pc, #52]	; (8002d10 <LoopForever+0xa>)
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	; (8002d14 <LoopForever+0xe>)
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e002      	b.n	8002ce8 <LoopCopyDataInit>

08002ce2 <CopyDataInit>:
 8002ce2:	58d4      	ldr	r4, [r2, r3]
 8002ce4:	50c4      	str	r4, [r0, r3]
 8002ce6:	3304      	adds	r3, #4

08002ce8 <LoopCopyDataInit>:
 8002ce8:	18c4      	adds	r4, r0, r3
 8002cea:	428c      	cmp	r4, r1
 8002cec:	d3f9      	bcc.n	8002ce2 <CopyDataInit>
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <LoopForever+0x12>)
 8002cf0:	4c0a      	ldr	r4, [pc, #40]	; (8002d1c <LoopForever+0x16>)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e001      	b.n	8002cfa <LoopFillZerobss>

08002cf6 <FillZerobss>:
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	3204      	adds	r2, #4

08002cfa <LoopFillZerobss>:
 8002cfa:	42a2      	cmp	r2, r4
 8002cfc:	d3fb      	bcc.n	8002cf6 <FillZerobss>
 8002cfe:	f004 fb17 	bl	8007330 <__libc_init_array>
 8002d02:	f7fe faab 	bl	800125c <main>

08002d06 <LoopForever>:
 8002d06:	e7fe      	b.n	8002d06 <LoopForever>
 8002d08:	20018000 	.word	0x20018000
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	20000070 	.word	0x20000070
 8002d14:	08007e38 	.word	0x08007e38
 8002d18:	20000070 	.word	0x20000070
 8002d1c:	20000458 	.word	0x20000458

08002d20 <ADC1_2_IRQHandler>:
 8002d20:	e7fe      	b.n	8002d20 <ADC1_2_IRQHandler>
	...

08002d24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <HAL_Init+0x3c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a0b      	ldr	r2, [pc, #44]	; (8002d60 <HAL_Init+0x3c>)
 8002d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d38:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d3a:	2003      	movs	r0, #3
 8002d3c:	f000 f944 	bl	8002fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d40:	2000      	movs	r0, #0
 8002d42:	f000 f80f 	bl	8002d64 <HAL_InitTick>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	71fb      	strb	r3, [r7, #7]
 8002d50:	e001      	b.n	8002d56 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d52:	f7ff fe99 	bl	8002a88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d56:	79fb      	ldrb	r3, [r7, #7]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40022000 	.word	0x40022000

08002d64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002d70:	4b17      	ldr	r3, [pc, #92]	; (8002dd0 <HAL_InitTick+0x6c>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d023      	beq.n	8002dc0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002d78:	4b16      	ldr	r3, [pc, #88]	; (8002dd4 <HAL_InitTick+0x70>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b14      	ldr	r3, [pc, #80]	; (8002dd0 <HAL_InitTick+0x6c>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 f941 	bl	8003016 <HAL_SYSTICK_Config>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10f      	bne.n	8002dba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b0f      	cmp	r3, #15
 8002d9e:	d809      	bhi.n	8002db4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002da0:	2200      	movs	r2, #0
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002da8:	f000 f919 	bl	8002fde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dac:	4a0a      	ldr	r2, [pc, #40]	; (8002dd8 <HAL_InitTick+0x74>)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6013      	str	r3, [r2, #0]
 8002db2:	e007      	b.n	8002dc4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
 8002db8:	e004      	b.n	8002dc4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	73fb      	strb	r3, [r7, #15]
 8002dbe:	e001      	b.n	8002dc4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000008 	.word	0x20000008
 8002dd4:	20000000 	.word	0x20000000
 8002dd8:	20000004 	.word	0x20000004

08002ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002de0:	4b06      	ldr	r3, [pc, #24]	; (8002dfc <HAL_IncTick+0x20>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <HAL_IncTick+0x24>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4413      	add	r3, r2
 8002dec:	4a04      	ldr	r2, [pc, #16]	; (8002e00 <HAL_IncTick+0x24>)
 8002dee:	6013      	str	r3, [r2, #0]
}
 8002df0:	bf00      	nop
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	20000008 	.word	0x20000008
 8002e00:	20000444 	.word	0x20000444

08002e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return uwTick;
 8002e08:	4b03      	ldr	r3, [pc, #12]	; (8002e18 <HAL_GetTick+0x14>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000444 	.word	0x20000444

08002e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e24:	f7ff ffee 	bl	8002e04 <HAL_GetTick>
 8002e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e34:	d005      	beq.n	8002e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002e36:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <HAL_Delay+0x44>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4413      	add	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e42:	bf00      	nop
 8002e44:	f7ff ffde 	bl	8002e04 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d8f7      	bhi.n	8002e44 <HAL_Delay+0x28>
  {
  }
}
 8002e54:	bf00      	nop
 8002e56:	bf00      	nop
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	20000008 	.word	0x20000008

08002e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e74:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e80:	4013      	ands	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e96:	4a04      	ldr	r2, [pc, #16]	; (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	60d3      	str	r3, [r2, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb0:	4b04      	ldr	r3, [pc, #16]	; (8002ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	f003 0307 	and.w	r3, r3, #7
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	6039      	str	r1, [r7, #0]
 8002ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	db0a      	blt.n	8002ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	b2da      	uxtb	r2, r3
 8002ee0:	490c      	ldr	r1, [pc, #48]	; (8002f14 <__NVIC_SetPriority+0x4c>)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	0112      	lsls	r2, r2, #4
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	440b      	add	r3, r1
 8002eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ef0:	e00a      	b.n	8002f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	4908      	ldr	r1, [pc, #32]	; (8002f18 <__NVIC_SetPriority+0x50>)
 8002ef8:	79fb      	ldrb	r3, [r7, #7]
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	3b04      	subs	r3, #4
 8002f00:	0112      	lsls	r2, r2, #4
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	440b      	add	r3, r1
 8002f06:	761a      	strb	r2, [r3, #24]
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000e100 	.word	0xe000e100
 8002f18:	e000ed00 	.word	0xe000ed00

08002f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b089      	sub	sp, #36	; 0x24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f1c3 0307 	rsb	r3, r3, #7
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	bf28      	it	cs
 8002f3a:	2304      	movcs	r3, #4
 8002f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	3304      	adds	r3, #4
 8002f42:	2b06      	cmp	r3, #6
 8002f44:	d902      	bls.n	8002f4c <NVIC_EncodePriority+0x30>
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	3b03      	subs	r3, #3
 8002f4a:	e000      	b.n	8002f4e <NVIC_EncodePriority+0x32>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	401a      	ands	r2, r3
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6e:	43d9      	mvns	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f74:	4313      	orrs	r3, r2
         );
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3724      	adds	r7, #36	; 0x24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
	...

08002f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f94:	d301      	bcc.n	8002f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f96:	2301      	movs	r3, #1
 8002f98:	e00f      	b.n	8002fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f9a:	4a0a      	ldr	r2, [pc, #40]	; (8002fc4 <SysTick_Config+0x40>)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fa2:	210f      	movs	r1, #15
 8002fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fa8:	f7ff ff8e 	bl	8002ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <SysTick_Config+0x40>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fb2:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <SysTick_Config+0x40>)
 8002fb4:	2207      	movs	r2, #7
 8002fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	e000e010 	.word	0xe000e010

08002fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff47 	bl	8002e64 <__NVIC_SetPriorityGrouping>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b086      	sub	sp, #24
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	60b9      	str	r1, [r7, #8]
 8002fe8:	607a      	str	r2, [r7, #4]
 8002fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff0:	f7ff ff5c 	bl	8002eac <__NVIC_GetPriorityGrouping>
 8002ff4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	68b9      	ldr	r1, [r7, #8]
 8002ffa:	6978      	ldr	r0, [r7, #20]
 8002ffc:	f7ff ff8e 	bl	8002f1c <NVIC_EncodePriority>
 8003000:	4602      	mov	r2, r0
 8003002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff5d 	bl	8002ec8 <__NVIC_SetPriority>
}
 800300e:	bf00      	nop
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff ffb0 	bl	8002f84 <SysTick_Config>
 8003024:	4603      	mov	r3, r0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003030:	b480      	push	{r7}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800303a:	2300      	movs	r3, #0
 800303c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800303e:	e17f      	b.n	8003340 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	2101      	movs	r1, #1
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	fa01 f303 	lsl.w	r3, r1, r3
 800304c:	4013      	ands	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 8171 	beq.w	800333a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	2b01      	cmp	r3, #1
 8003062:	d005      	beq.n	8003070 <HAL_GPIO_Init+0x40>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d130      	bne.n	80030d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	2203      	movs	r2, #3
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	43db      	mvns	r3, r3
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4013      	ands	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030a6:	2201      	movs	r2, #1
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4013      	ands	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	091b      	lsrs	r3, r3, #4
 80030bc:	f003 0201 	and.w	r2, r3, #1
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d118      	bne.n	8003110 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80030e4:	2201      	movs	r2, #1
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	43db      	mvns	r3, r3
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	4013      	ands	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	f003 0201 	and.w	r2, r3, #1
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4313      	orrs	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	2b03      	cmp	r3, #3
 800311a:	d017      	beq.n	800314c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	2203      	movs	r2, #3
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4013      	ands	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d123      	bne.n	80031a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	08da      	lsrs	r2, r3, #3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3208      	adds	r2, #8
 8003160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003164:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f003 0307 	and.w	r3, r3, #7
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	220f      	movs	r2, #15
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	691a      	ldr	r2, [r3, #16]
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	08da      	lsrs	r2, r3, #3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3208      	adds	r2, #8
 800319a:	6939      	ldr	r1, [r7, #16]
 800319c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	2203      	movs	r2, #3
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43db      	mvns	r3, r3
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4013      	ands	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 0203 	and.w	r2, r3, #3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80ac 	beq.w	800333a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031e2:	4b5f      	ldr	r3, [pc, #380]	; (8003360 <HAL_GPIO_Init+0x330>)
 80031e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031e6:	4a5e      	ldr	r2, [pc, #376]	; (8003360 <HAL_GPIO_Init+0x330>)
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	6613      	str	r3, [r2, #96]	; 0x60
 80031ee:	4b5c      	ldr	r3, [pc, #368]	; (8003360 <HAL_GPIO_Init+0x330>)
 80031f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031fa:	4a5a      	ldr	r2, [pc, #360]	; (8003364 <HAL_GPIO_Init+0x334>)
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	089b      	lsrs	r3, r3, #2
 8003200:	3302      	adds	r3, #2
 8003202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003206:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	220f      	movs	r2, #15
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	4013      	ands	r3, r2
 800321c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003224:	d025      	beq.n	8003272 <HAL_GPIO_Init+0x242>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a4f      	ldr	r2, [pc, #316]	; (8003368 <HAL_GPIO_Init+0x338>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d01f      	beq.n	800326e <HAL_GPIO_Init+0x23e>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a4e      	ldr	r2, [pc, #312]	; (800336c <HAL_GPIO_Init+0x33c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d019      	beq.n	800326a <HAL_GPIO_Init+0x23a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a4d      	ldr	r2, [pc, #308]	; (8003370 <HAL_GPIO_Init+0x340>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <HAL_GPIO_Init+0x236>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a4c      	ldr	r2, [pc, #304]	; (8003374 <HAL_GPIO_Init+0x344>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00d      	beq.n	8003262 <HAL_GPIO_Init+0x232>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a4b      	ldr	r2, [pc, #300]	; (8003378 <HAL_GPIO_Init+0x348>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d007      	beq.n	800325e <HAL_GPIO_Init+0x22e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a4a      	ldr	r2, [pc, #296]	; (800337c <HAL_GPIO_Init+0x34c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d101      	bne.n	800325a <HAL_GPIO_Init+0x22a>
 8003256:	2306      	movs	r3, #6
 8003258:	e00c      	b.n	8003274 <HAL_GPIO_Init+0x244>
 800325a:	2307      	movs	r3, #7
 800325c:	e00a      	b.n	8003274 <HAL_GPIO_Init+0x244>
 800325e:	2305      	movs	r3, #5
 8003260:	e008      	b.n	8003274 <HAL_GPIO_Init+0x244>
 8003262:	2304      	movs	r3, #4
 8003264:	e006      	b.n	8003274 <HAL_GPIO_Init+0x244>
 8003266:	2303      	movs	r3, #3
 8003268:	e004      	b.n	8003274 <HAL_GPIO_Init+0x244>
 800326a:	2302      	movs	r3, #2
 800326c:	e002      	b.n	8003274 <HAL_GPIO_Init+0x244>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <HAL_GPIO_Init+0x244>
 8003272:	2300      	movs	r3, #0
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	f002 0203 	and.w	r2, r2, #3
 800327a:	0092      	lsls	r2, r2, #2
 800327c:	4093      	lsls	r3, r2
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003284:	4937      	ldr	r1, [pc, #220]	; (8003364 <HAL_GPIO_Init+0x334>)
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	089b      	lsrs	r3, r3, #2
 800328a:	3302      	adds	r3, #2
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003292:	4b3b      	ldr	r3, [pc, #236]	; (8003380 <HAL_GPIO_Init+0x350>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	43db      	mvns	r3, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4013      	ands	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032b6:	4a32      	ldr	r2, [pc, #200]	; (8003380 <HAL_GPIO_Init+0x350>)
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032bc:	4b30      	ldr	r3, [pc, #192]	; (8003380 <HAL_GPIO_Init+0x350>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4013      	ands	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032e0:	4a27      	ldr	r2, [pc, #156]	; (8003380 <HAL_GPIO_Init+0x350>)
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032e6:	4b26      	ldr	r3, [pc, #152]	; (8003380 <HAL_GPIO_Init+0x350>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	43db      	mvns	r3, r3
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800330a:	4a1d      	ldr	r2, [pc, #116]	; (8003380 <HAL_GPIO_Init+0x350>)
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003310:	4b1b      	ldr	r3, [pc, #108]	; (8003380 <HAL_GPIO_Init+0x350>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	43db      	mvns	r3, r3
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	4013      	ands	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4313      	orrs	r3, r2
 8003332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003334:	4a12      	ldr	r2, [pc, #72]	; (8003380 <HAL_GPIO_Init+0x350>)
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	3301      	adds	r3, #1
 800333e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fa22 f303 	lsr.w	r3, r2, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	f47f ae78 	bne.w	8003040 <HAL_GPIO_Init+0x10>
  }
}
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	371c      	adds	r7, #28
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
 8003364:	40010000 	.word	0x40010000
 8003368:	48000400 	.word	0x48000400
 800336c:	48000800 	.word	0x48000800
 8003370:	48000c00 	.word	0x48000c00
 8003374:	48001000 	.word	0x48001000
 8003378:	48001400 	.word	0x48001400
 800337c:	48001800 	.word	0x48001800
 8003380:	40010400 	.word	0x40010400

08003384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	807b      	strh	r3, [r7, #2]
 8003390:	4613      	mov	r3, r2
 8003392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003394:	787b      	ldrb	r3, [r7, #1]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800339a:	887a      	ldrh	r2, [r7, #2]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033a0:	e002      	b.n	80033a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033a2:	887a      	ldrh	r2, [r7, #2]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e081      	b.n	80034ca <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fd fdb0 	bl	8000f40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2224      	movs	r2, #36	; 0x24
 80033e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0201 	bic.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003404:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003414:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d107      	bne.n	800342e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800342a:	609a      	str	r2, [r3, #8]
 800342c:	e006      	b.n	800343c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800343a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b02      	cmp	r3, #2
 8003442:	d104      	bne.n	800344e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800344c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800345c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003460:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68da      	ldr	r2, [r3, #12]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003470:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	69d9      	ldr	r1, [r3, #28]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a1a      	ldr	r2, [r3, #32]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
 80034da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d138      	bne.n	800355a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d101      	bne.n	80034f6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034f2:	2302      	movs	r3, #2
 80034f4:	e032      	b.n	800355c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2224      	movs	r2, #36	; 0x24
 8003502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 0201 	bic.w	r2, r2, #1
 8003514:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003524:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6819      	ldr	r1, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f042 0201 	orr.w	r2, r2, #1
 8003544:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2220      	movs	r2, #32
 800354a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	e000      	b.n	800355c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800355a:	2302      	movs	r3, #2
  }
}
 800355c:	4618      	mov	r0, r3
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b20      	cmp	r3, #32
 800357c:	d139      	bne.n	80035f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003588:	2302      	movs	r3, #2
 800358a:	e033      	b.n	80035f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2224      	movs	r2, #36	; 0x24
 8003598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0201 	bic.w	r2, r2, #1
 80035aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 0201 	orr.w	r2, r2, #1
 80035dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	e000      	b.n	80035f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035f2:	2302      	movs	r3, #2
  }
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e041      	b.n	8003696 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800361a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f245 5255 	movw	r2, #21845	; 0x5555
 8003624:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6852      	ldr	r2, [r2, #4]
 800362e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6892      	ldr	r2, [r2, #8]
 8003638:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800363a:	f7ff fbe3 	bl	8002e04 <HAL_GetTick>
 800363e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003640:	e00f      	b.n	8003662 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003642:	f7ff fbdf 	bl	8002e04 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b31      	cmp	r3, #49	; 0x31
 800364e:	d908      	bls.n	8003662 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e019      	b.n	8003696 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1e8      	bne.n	8003642 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	429a      	cmp	r2, r3
 800367c:	d005      	beq.n	800368a <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	68d2      	ldr	r2, [r2, #12]
 8003686:	611a      	str	r2, [r3, #16]
 8003688:	e004      	b.n	8003694 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800369e:	b480      	push	{r7}
 80036a0:	b083      	sub	sp, #12
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80036ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
	...

080036c0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e0af      	b.n	8003832 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7fd fcea 	bl	80010c0 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0201 	bic.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	e00a      	b.n	8003720 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	3304      	adds	r3, #4
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	2200      	movs	r2, #0
 8003718:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	3301      	adds	r3, #1
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	2b0f      	cmp	r3, #15
 8003724:	d9f1      	bls.n	800370a <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0204 	orr.w	r2, r2, #4
 8003734:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	4b3f      	ldr	r3, [pc, #252]	; (800383c <HAL_LCD_Init+0x17c>)
 800373e:	4013      	ands	r3, r2
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6851      	ldr	r1, [r2, #4]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	6892      	ldr	r2, [r2, #8]
 8003748:	4311      	orrs	r1, r2
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800374e:	4311      	orrs	r1, r2
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003754:	4311      	orrs	r1, r2
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	69d2      	ldr	r2, [r2, #28]
 800375a:	4311      	orrs	r1, r2
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6a12      	ldr	r2, [r2, #32]
 8003760:	4311      	orrs	r1, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6992      	ldr	r2, [r2, #24]
 8003766:	4311      	orrs	r1, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800376c:	4311      	orrs	r1, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6812      	ldr	r2, [r2, #0]
 8003772:	430b      	orrs	r3, r1
 8003774:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f94c 	bl	8003a14 <LCD_WaitForSynchro>
 800377c:	4603      	mov	r3, r0
 800377e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8003780:	7cfb      	ldrb	r3, [r7, #19]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_LCD_Init+0xca>
  {
    return status;
 8003786:	7cfb      	ldrb	r3, [r7, #19]
 8003788:	e053      	b.n	8003832 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68da      	ldr	r2, [r3, #12]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	431a      	orrs	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	431a      	orrs	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80037c2:	f7ff fb1f 	bl	8002e04 <HAL_GetTick>
 80037c6:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80037c8:	e00c      	b.n	80037e4 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80037ca:	f7ff fb1b 	bl	8002e04 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037d8:	d904      	bls.n	80037e4 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2208      	movs	r2, #8
 80037de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e026      	b.n	8003832 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d1eb      	bne.n	80037ca <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80037f2:	f7ff fb07 	bl	8002e04 <HAL_GetTick>
 80037f6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80037f8:	e00c      	b.n	8003814 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80037fa:	f7ff fb03 	bl	8002e04 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003808:	d904      	bls.n	8003814 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2210      	movs	r2, #16
 800380e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e00e      	b.n	8003832 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b10      	cmp	r3, #16
 8003820:	d1eb      	bne.n	80037fa <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8003830:	7cfb      	ldrb	r3, [r7, #19]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	fc00000e 	.word	0xfc00000e

08003840 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003854:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003856:	7dfb      	ldrb	r3, [r7, #23]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d002      	beq.n	8003862 <HAL_LCD_Write+0x22>
 800385c:	7dfb      	ldrb	r3, [r7, #23]
 800385e:	2b02      	cmp	r3, #2
 8003860:	d144      	bne.n	80038ec <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b01      	cmp	r3, #1
 800386c:	d12a      	bne.n	80038c4 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_LCD_Write+0x3c>
 8003878:	2302      	movs	r3, #2
 800387a:	e038      	b.n	80038ee <HAL_LCD_Write+0xae>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800388c:	f7ff faba 	bl	8002e04 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003892:	e010      	b.n	80038b6 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003894:	f7ff fab6 	bl	8002e04 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038a2:	d908      	bls.n	80038b6 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2202      	movs	r2, #2
 80038a8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e01b      	b.n	80038ee <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d0e7      	beq.n	8003894 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	3304      	adds	r3, #4
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	401a      	ands	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6819      	ldr	r1, [r3, #0]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	431a      	orrs	r2, r3
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	3304      	adds	r3, #4
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003908:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800390a:	7cbb      	ldrb	r3, [r7, #18]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d002      	beq.n	8003916 <HAL_LCD_Clear+0x20>
 8003910:	7cbb      	ldrb	r3, [r7, #18]
 8003912:	2b02      	cmp	r3, #2
 8003914:	d140      	bne.n	8003998 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800391c:	2b01      	cmp	r3, #1
 800391e:	d101      	bne.n	8003924 <HAL_LCD_Clear+0x2e>
 8003920:	2302      	movs	r3, #2
 8003922:	e03a      	b.n	800399a <HAL_LCD_Clear+0xa4>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2202      	movs	r2, #2
 8003930:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003934:	f7ff fa66 	bl	8002e04 <HAL_GetTick>
 8003938:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800393a:	e010      	b.n	800395e <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800393c:	f7ff fa62 	bl	8002e04 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800394a:	d908      	bls.n	800395e <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e01d      	b.n	800399a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b04      	cmp	r3, #4
 800396a:	d0e7      	beq.n	800393c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
 8003970:	e00a      	b.n	8003988 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	3304      	adds	r3, #4
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	2200      	movs	r2, #0
 8003980:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	3301      	adds	r3, #1
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	2b0f      	cmp	r3, #15
 800398c:	d9f1      	bls.n	8003972 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f807 	bl	80039a2 <HAL_LCD_UpdateDisplayRequest>
 8003994:	4603      	mov	r3, r0
 8003996:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003998:	7cfb      	ldrb	r3, [r7, #19]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2208      	movs	r2, #8
 80039b0:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0204 	orr.w	r2, r2, #4
 80039c0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039c2:	f7ff fa1f 	bl	8002e04 <HAL_GetTick>
 80039c6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80039c8:	e010      	b.n	80039ec <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80039ca:	f7ff fa1b 	bl	8002e04 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039d8:	d908      	bls.n	80039ec <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2204      	movs	r2, #4
 80039de:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e00f      	b.n	8003a0c <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 0308 	and.w	r3, r3, #8
 80039f6:	2b08      	cmp	r3, #8
 80039f8:	d1e7      	bne.n	80039ca <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003a1c:	f7ff f9f2 	bl	8002e04 <HAL_GetTick>
 8003a20:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003a22:	e00c      	b.n	8003a3e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003a24:	f7ff f9ee 	bl	8002e04 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a32:	d904      	bls.n	8003a3e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e007      	b.n	8003a4e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	d1eb      	bne.n	8003a24 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a5c:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a04      	ldr	r2, [pc, #16]	; (8003a74 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a66:	6013      	str	r3, [r2, #0]
}
 8003a68:	bf00      	nop
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40007000 	.word	0x40007000

08003a78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a7c:	4b04      	ldr	r3, [pc, #16]	; (8003a90 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40007000 	.word	0x40007000

08003a94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa2:	d130      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003aa4:	4b23      	ldr	r3, [pc, #140]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ab0:	d038      	beq.n	8003b24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ab2:	4b20      	ldr	r3, [pc, #128]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aba:	4a1e      	ldr	r2, [pc, #120]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003abc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ac2:	4b1d      	ldr	r3, [pc, #116]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2232      	movs	r2, #50	; 0x32
 8003ac8:	fb02 f303 	mul.w	r3, r2, r3
 8003acc:	4a1b      	ldr	r2, [pc, #108]	; (8003b3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ace:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad2:	0c9b      	lsrs	r3, r3, #18
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad8:	e002      	b.n	8003ae0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	3b01      	subs	r3, #1
 8003ade:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ae0:	4b14      	ldr	r3, [pc, #80]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aec:	d102      	bne.n	8003af4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1f2      	bne.n	8003ada <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003af4:	4b0f      	ldr	r3, [pc, #60]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b00:	d110      	bne.n	8003b24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e00f      	b.n	8003b26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b06:	4b0b      	ldr	r3, [pc, #44]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b12:	d007      	beq.n	8003b24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b14:	4b07      	ldr	r3, [pc, #28]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b1c:	4a05      	ldr	r2, [pc, #20]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	40007000 	.word	0x40007000
 8003b38:	20000000 	.word	0x20000000
 8003b3c:	431bde83 	.word	0x431bde83

08003b40 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b48:	f7ff f95c 	bl	8002e04 <HAL_GetTick>
 8003b4c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e063      	b.n	8003c20 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10b      	bne.n	8003b7c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7fd fd81 	bl	8001674 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003b72:	f241 3188 	movw	r1, #5000	; 0x1388
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f858 	bl	8003c2c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	021a      	lsls	r2, r3, #8
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2120      	movs	r1, #32
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f850 	bl	8003c48 <QSPI_WaitFlagStateUntilTimeout>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003bac:	7afb      	ldrb	r3, [r7, #11]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d131      	bne.n	8003c16 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003bbc:	f023 0310 	bic.w	r3, r3, #16
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6852      	ldr	r2, [r2, #4]
 8003bc4:	0611      	lsls	r1, r2, #24
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	68d2      	ldr	r2, [r2, #12]
 8003bca:	4311      	orrs	r1, r2
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	4b13      	ldr	r3, [pc, #76]	; (8003c28 <HAL_QSPI_Init+0xe8>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6912      	ldr	r2, [r2, #16]
 8003be2:	0411      	lsls	r1, r2, #16
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6952      	ldr	r2, [r2, #20]
 8003be8:	4311      	orrs	r1, r2
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6992      	ldr	r2, [r2, #24]
 8003bee:	4311      	orrs	r1, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0201 	orr.w	r2, r2, #1
 8003c06:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003c1e:	7afb      	ldrb	r3, [r7, #11]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	ffe0f8fe 	.word	0xffe0f8fe

08003c2c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003c58:	e01a      	b.n	8003c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c60:	d016      	beq.n	8003c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c62:	f7ff f8cf 	bl	8002e04 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d302      	bcc.n	8003c78 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10b      	bne.n	8003c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2204      	movs	r2, #4
 8003c7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c84:	f043 0201 	orr.w	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e00e      	b.n	8003cae <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bf14      	ite	ne
 8003c9e:	2301      	movne	r3, #1
 8003ca0:	2300      	moveq	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d1d6      	bne.n	8003c5a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e3d8      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cca:	4b97      	ldr	r3, [pc, #604]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd4:	4b94      	ldr	r3, [pc, #592]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0310 	and.w	r3, r3, #16
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 80e4 	beq.w	8003eb4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <HAL_RCC_OscConfig+0x4a>
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b0c      	cmp	r3, #12
 8003cf6:	f040 808b 	bne.w	8003e10 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	f040 8087 	bne.w	8003e10 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d02:	4b89      	ldr	r3, [pc, #548]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d005      	beq.n	8003d1a <HAL_RCC_OscConfig+0x62>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e3b0      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1a      	ldr	r2, [r3, #32]
 8003d1e:	4b82      	ldr	r3, [pc, #520]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d004      	beq.n	8003d34 <HAL_RCC_OscConfig+0x7c>
 8003d2a:	4b7f      	ldr	r3, [pc, #508]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d32:	e005      	b.n	8003d40 <HAL_RCC_OscConfig+0x88>
 8003d34:	4b7c      	ldr	r3, [pc, #496]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d3a:	091b      	lsrs	r3, r3, #4
 8003d3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d223      	bcs.n	8003d8c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f000 fd43 	bl	80047d4 <RCC_SetFlashLatencyFromMSIRange>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e391      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d58:	4b73      	ldr	r3, [pc, #460]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a72      	ldr	r2, [pc, #456]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d5e:	f043 0308 	orr.w	r3, r3, #8
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	4b70      	ldr	r3, [pc, #448]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	496d      	ldr	r1, [pc, #436]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d76:	4b6c      	ldr	r3, [pc, #432]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	021b      	lsls	r3, r3, #8
 8003d84:	4968      	ldr	r1, [pc, #416]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	604b      	str	r3, [r1, #4]
 8003d8a:	e025      	b.n	8003dd8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d8c:	4b66      	ldr	r3, [pc, #408]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a65      	ldr	r2, [pc, #404]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d92:	f043 0308 	orr.w	r3, r3, #8
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4b63      	ldr	r3, [pc, #396]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	4960      	ldr	r1, [pc, #384]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003daa:	4b5f      	ldr	r3, [pc, #380]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	495b      	ldr	r1, [pc, #364]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d109      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fd03 	bl	80047d4 <RCC_SetFlashLatencyFromMSIRange>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e351      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dd8:	f000 fc38 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	4b52      	ldr	r3, [pc, #328]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	f003 030f 	and.w	r3, r3, #15
 8003de8:	4950      	ldr	r1, [pc, #320]	; (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003dea:	5ccb      	ldrb	r3, [r1, r3]
 8003dec:	f003 031f 	and.w	r3, r3, #31
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
 8003df4:	4a4e      	ldr	r2, [pc, #312]	; (8003f30 <HAL_RCC_OscConfig+0x278>)
 8003df6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003df8:	4b4e      	ldr	r3, [pc, #312]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe ffb1 	bl	8002d64 <HAL_InitTick>
 8003e02:	4603      	mov	r3, r0
 8003e04:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e06:	7bfb      	ldrb	r3, [r7, #15]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d052      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
 8003e0e:	e335      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d032      	beq.n	8003e7e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e18:	4b43      	ldr	r3, [pc, #268]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a42      	ldr	r2, [pc, #264]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e24:	f7fe ffee 	bl	8002e04 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e2c:	f7fe ffea 	bl	8002e04 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e31e      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e3e:	4b3a      	ldr	r3, [pc, #232]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e4a:	4b37      	ldr	r3, [pc, #220]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a36      	ldr	r2, [pc, #216]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e50:	f043 0308 	orr.w	r3, r3, #8
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	4b34      	ldr	r3, [pc, #208]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	4931      	ldr	r1, [pc, #196]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e68:	4b2f      	ldr	r3, [pc, #188]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	492c      	ldr	r1, [pc, #176]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	604b      	str	r3, [r1, #4]
 8003e7c:	e01a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e7e:	4b2a      	ldr	r3, [pc, #168]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a29      	ldr	r2, [pc, #164]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e8a:	f7fe ffbb 	bl	8002e04 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e92:	f7fe ffb7 	bl	8002e04 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e2eb      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ea4:	4b20      	ldr	r3, [pc, #128]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f0      	bne.n	8003e92 <HAL_RCC_OscConfig+0x1da>
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eb2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d074      	beq.n	8003faa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b08      	cmp	r3, #8
 8003ec4:	d005      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x21a>
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	2b0c      	cmp	r3, #12
 8003eca:	d10e      	bne.n	8003eea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d10b      	bne.n	8003eea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed2:	4b15      	ldr	r3, [pc, #84]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d064      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d160      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e2c8      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ef2:	d106      	bne.n	8003f02 <HAL_RCC_OscConfig+0x24a>
 8003ef4:	4b0c      	ldr	r3, [pc, #48]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a0b      	ldr	r2, [pc, #44]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	e026      	b.n	8003f50 <HAL_RCC_OscConfig+0x298>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f0a:	d115      	bne.n	8003f38 <HAL_RCC_OscConfig+0x280>
 8003f0c:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a05      	ldr	r2, [pc, #20]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003f12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	4b03      	ldr	r3, [pc, #12]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a02      	ldr	r2, [pc, #8]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f22:	6013      	str	r3, [r2, #0]
 8003f24:	e014      	b.n	8003f50 <HAL_RCC_OscConfig+0x298>
 8003f26:	bf00      	nop
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	08007dac 	.word	0x08007dac
 8003f30:	20000000 	.word	0x20000000
 8003f34:	20000004 	.word	0x20000004
 8003f38:	4ba0      	ldr	r3, [pc, #640]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a9f      	ldr	r2, [pc, #636]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	4b9d      	ldr	r3, [pc, #628]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a9c      	ldr	r2, [pc, #624]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d013      	beq.n	8003f80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fe ff54 	bl	8002e04 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f60:	f7fe ff50 	bl	8002e04 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	; 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e284      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f72:	4b92      	ldr	r3, [pc, #584]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0x2a8>
 8003f7e:	e014      	b.n	8003faa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f80:	f7fe ff40 	bl	8002e04 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f88:	f7fe ff3c 	bl	8002e04 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b64      	cmp	r3, #100	; 0x64
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e270      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f9a:	4b88      	ldr	r3, [pc, #544]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1f0      	bne.n	8003f88 <HAL_RCC_OscConfig+0x2d0>
 8003fa6:	e000      	b.n	8003faa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d060      	beq.n	8004078 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x310>
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	2b0c      	cmp	r3, #12
 8003fc0:	d119      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d116      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fc8:	4b7c      	ldr	r3, [pc, #496]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d005      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x328>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e24d      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe0:	4b76      	ldr	r3, [pc, #472]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	061b      	lsls	r3, r3, #24
 8003fee:	4973      	ldr	r1, [pc, #460]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ff4:	e040      	b.n	8004078 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d023      	beq.n	8004046 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ffe:	4b6f      	ldr	r3, [pc, #444]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a6e      	ldr	r2, [pc, #440]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400a:	f7fe fefb 	bl	8002e04 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004012:	f7fe fef7 	bl	8002e04 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e22b      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004024:	4b65      	ldr	r3, [pc, #404]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0f0      	beq.n	8004012 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004030:	4b62      	ldr	r3, [pc, #392]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	061b      	lsls	r3, r3, #24
 800403e:	495f      	ldr	r1, [pc, #380]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004040:	4313      	orrs	r3, r2
 8004042:	604b      	str	r3, [r1, #4]
 8004044:	e018      	b.n	8004078 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004046:	4b5d      	ldr	r3, [pc, #372]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a5c      	ldr	r2, [pc, #368]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800404c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004052:	f7fe fed7 	bl	8002e04 <HAL_GetTick>
 8004056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004058:	e008      	b.n	800406c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800405a:	f7fe fed3 	bl	8002e04 <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e207      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800406c:	4b53      	ldr	r3, [pc, #332]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1f0      	bne.n	800405a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b00      	cmp	r3, #0
 8004082:	d03c      	beq.n	80040fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d01c      	beq.n	80040c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800408c:	4b4b      	ldr	r3, [pc, #300]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800408e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004092:	4a4a      	ldr	r2, [pc, #296]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004094:	f043 0301 	orr.w	r3, r3, #1
 8004098:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409c:	f7fe feb2 	bl	8002e04 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fe feae 	bl	8002e04 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e1e2      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040b6:	4b41      	ldr	r3, [pc, #260]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80040b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0ef      	beq.n	80040a4 <HAL_RCC_OscConfig+0x3ec>
 80040c4:	e01b      	b.n	80040fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c6:	4b3d      	ldr	r3, [pc, #244]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80040c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040cc:	4a3b      	ldr	r2, [pc, #236]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d6:	f7fe fe95 	bl	8002e04 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040de:	f7fe fe91 	bl	8002e04 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e1c5      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040f0:	4b32      	ldr	r3, [pc, #200]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80040f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1ef      	bne.n	80040de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0304 	and.w	r3, r3, #4
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80a6 	beq.w	8004258 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410c:	2300      	movs	r3, #0
 800410e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004110:	4b2a      	ldr	r3, [pc, #168]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10d      	bne.n	8004138 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411c:	4b27      	ldr	r3, [pc, #156]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800411e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004120:	4a26      	ldr	r2, [pc, #152]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004126:	6593      	str	r3, [r2, #88]	; 0x58
 8004128:	4b24      	ldr	r3, [pc, #144]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004130:	60bb      	str	r3, [r7, #8]
 8004132:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004134:	2301      	movs	r3, #1
 8004136:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004138:	4b21      	ldr	r3, [pc, #132]	; (80041c0 <HAL_RCC_OscConfig+0x508>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004140:	2b00      	cmp	r3, #0
 8004142:	d118      	bne.n	8004176 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004144:	4b1e      	ldr	r3, [pc, #120]	; (80041c0 <HAL_RCC_OscConfig+0x508>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a1d      	ldr	r2, [pc, #116]	; (80041c0 <HAL_RCC_OscConfig+0x508>)
 800414a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800414e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004150:	f7fe fe58 	bl	8002e04 <HAL_GetTick>
 8004154:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004156:	e008      	b.n	800416a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004158:	f7fe fe54 	bl	8002e04 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e188      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800416a:	4b15      	ldr	r3, [pc, #84]	; (80041c0 <HAL_RCC_OscConfig+0x508>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004172:	2b00      	cmp	r3, #0
 8004174:	d0f0      	beq.n	8004158 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d108      	bne.n	8004190 <HAL_RCC_OscConfig+0x4d8>
 800417e:	4b0f      	ldr	r3, [pc, #60]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004184:	4a0d      	ldr	r2, [pc, #52]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800418e:	e029      	b.n	80041e4 <HAL_RCC_OscConfig+0x52c>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	2b05      	cmp	r3, #5
 8004196:	d115      	bne.n	80041c4 <HAL_RCC_OscConfig+0x50c>
 8004198:	4b08      	ldr	r3, [pc, #32]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419e:	4a07      	ldr	r2, [pc, #28]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80041a0:	f043 0304 	orr.w	r3, r3, #4
 80041a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041a8:	4b04      	ldr	r3, [pc, #16]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80041aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ae:	4a03      	ldr	r2, [pc, #12]	; (80041bc <HAL_RCC_OscConfig+0x504>)
 80041b0:	f043 0301 	orr.w	r3, r3, #1
 80041b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041b8:	e014      	b.n	80041e4 <HAL_RCC_OscConfig+0x52c>
 80041ba:	bf00      	nop
 80041bc:	40021000 	.word	0x40021000
 80041c0:	40007000 	.word	0x40007000
 80041c4:	4b91      	ldr	r3, [pc, #580]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80041c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ca:	4a90      	ldr	r2, [pc, #576]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80041cc:	f023 0301 	bic.w	r3, r3, #1
 80041d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041d4:	4b8d      	ldr	r3, [pc, #564]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041da:	4a8c      	ldr	r2, [pc, #560]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80041dc:	f023 0304 	bic.w	r3, r3, #4
 80041e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d016      	beq.n	800421a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ec:	f7fe fe0a 	bl	8002e04 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041f2:	e00a      	b.n	800420a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f4:	f7fe fe06 	bl	8002e04 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004202:	4293      	cmp	r3, r2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e138      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800420a:	4b80      	ldr	r3, [pc, #512]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800420c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0ed      	beq.n	80041f4 <HAL_RCC_OscConfig+0x53c>
 8004218:	e015      	b.n	8004246 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421a:	f7fe fdf3 	bl	8002e04 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004220:	e00a      	b.n	8004238 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004222:	f7fe fdef 	bl	8002e04 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e121      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004238:	4b74      	ldr	r3, [pc, #464]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800423a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1ed      	bne.n	8004222 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004246:	7ffb      	ldrb	r3, [r7, #31]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d105      	bne.n	8004258 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424c:	4b6f      	ldr	r3, [pc, #444]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800424e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004250:	4a6e      	ldr	r2, [pc, #440]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004252:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004256:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 810c 	beq.w	800447a <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004266:	2b02      	cmp	r3, #2
 8004268:	f040 80d4 	bne.w	8004414 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800426c:	4b67      	ldr	r3, [pc, #412]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f003 0203 	and.w	r2, r3, #3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	429a      	cmp	r2, r3
 800427e:	d130      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	3b01      	subs	r3, #1
 800428c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800428e:	429a      	cmp	r2, r3
 8004290:	d127      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800429c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800429e:	429a      	cmp	r2, r3
 80042a0:	d11f      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042ac:	2a07      	cmp	r2, #7
 80042ae:	bf14      	ite	ne
 80042b0:	2201      	movne	r2, #1
 80042b2:	2200      	moveq	r2, #0
 80042b4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d113      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c4:	085b      	lsrs	r3, r3, #1
 80042c6:	3b01      	subs	r3, #1
 80042c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d109      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	085b      	lsrs	r3, r3, #1
 80042da:	3b01      	subs	r3, #1
 80042dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042de:	429a      	cmp	r2, r3
 80042e0:	d06e      	beq.n	80043c0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	2b0c      	cmp	r3, #12
 80042e6:	d069      	beq.n	80043bc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80042e8:	4b48      	ldr	r3, [pc, #288]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d105      	bne.n	8004300 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80042f4:	4b45      	ldr	r3, [pc, #276]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e0bb      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004304:	4b41      	ldr	r3, [pc, #260]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a40      	ldr	r2, [pc, #256]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800430a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800430e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004310:	f7fe fd78 	bl	8002e04 <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004318:	f7fe fd74 	bl	8002e04 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e0a8      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800432a:	4b38      	ldr	r3, [pc, #224]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004336:	4b35      	ldr	r3, [pc, #212]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	4b35      	ldr	r3, [pc, #212]	; (8004410 <HAL_RCC_OscConfig+0x758>)
 800433c:	4013      	ands	r3, r2
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004346:	3a01      	subs	r2, #1
 8004348:	0112      	lsls	r2, r2, #4
 800434a:	4311      	orrs	r1, r2
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004350:	0212      	lsls	r2, r2, #8
 8004352:	4311      	orrs	r1, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004358:	0852      	lsrs	r2, r2, #1
 800435a:	3a01      	subs	r2, #1
 800435c:	0552      	lsls	r2, r2, #21
 800435e:	4311      	orrs	r1, r2
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004364:	0852      	lsrs	r2, r2, #1
 8004366:	3a01      	subs	r2, #1
 8004368:	0652      	lsls	r2, r2, #25
 800436a:	4311      	orrs	r1, r2
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004370:	0912      	lsrs	r2, r2, #4
 8004372:	0452      	lsls	r2, r2, #17
 8004374:	430a      	orrs	r2, r1
 8004376:	4925      	ldr	r1, [pc, #148]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004378:	4313      	orrs	r3, r2
 800437a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800437c:	4b23      	ldr	r3, [pc, #140]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a22      	ldr	r2, [pc, #136]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004382:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004386:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004388:	4b20      	ldr	r3, [pc, #128]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	4a1f      	ldr	r2, [pc, #124]	; (800440c <HAL_RCC_OscConfig+0x754>)
 800438e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004392:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004394:	f7fe fd36 	bl	8002e04 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800439c:	f7fe fd32 	bl	8002e04 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e066      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ae:	4b17      	ldr	r3, [pc, #92]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0f0      	beq.n	800439c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043ba:	e05e      	b.n	800447a <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e05d      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c0:	4b12      	ldr	r3, [pc, #72]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d156      	bne.n	800447a <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043cc:	4b0f      	ldr	r3, [pc, #60]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a0e      	ldr	r2, [pc, #56]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	4a0b      	ldr	r2, [pc, #44]	; (800440c <HAL_RCC_OscConfig+0x754>)
 80043de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043e4:	f7fe fd0e 	bl	8002e04 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ec:	f7fe fd0a 	bl	8002e04 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e03e      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043fe:	4b03      	ldr	r3, [pc, #12]	; (800440c <HAL_RCC_OscConfig+0x754>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0f0      	beq.n	80043ec <HAL_RCC_OscConfig+0x734>
 800440a:	e036      	b.n	800447a <HAL_RCC_OscConfig+0x7c2>
 800440c:	40021000 	.word	0x40021000
 8004410:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	2b0c      	cmp	r3, #12
 8004418:	d02d      	beq.n	8004476 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441a:	4b1a      	ldr	r3, [pc, #104]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a19      	ldr	r2, [pc, #100]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004420:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004424:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004426:	4b17      	ldr	r3, [pc, #92]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d105      	bne.n	800443e <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004432:	4b14      	ldr	r3, [pc, #80]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	4a13      	ldr	r2, [pc, #76]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004438:	f023 0303 	bic.w	r3, r3, #3
 800443c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800443e:	4b11      	ldr	r3, [pc, #68]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	4a10      	ldr	r2, [pc, #64]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 8004444:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004448:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800444c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444e:	f7fe fcd9 	bl	8002e04 <HAL_GetTick>
 8004452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004456:	f7fe fcd5 	bl	8002e04 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e009      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004468:	4b06      	ldr	r3, [pc, #24]	; (8004484 <HAL_RCC_OscConfig+0x7cc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f0      	bne.n	8004456 <HAL_RCC_OscConfig+0x79e>
 8004474:	e001      	b.n	800447a <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3720      	adds	r7, #32
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000

08004488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0c8      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800449c:	4b66      	ldr	r3, [pc, #408]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d910      	bls.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b63      	ldr	r3, [pc, #396]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 0207 	bic.w	r2, r3, #7
 80044b2:	4961      	ldr	r1, [pc, #388]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b5f      	ldr	r3, [pc, #380]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0b0      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d04c      	beq.n	8004572 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d107      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e0:	4b56      	ldr	r3, [pc, #344]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d121      	bne.n	8004530 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e09e      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044f8:	4b50      	ldr	r3, [pc, #320]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d115      	bne.n	8004530 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e092      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d107      	bne.n	8004520 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004510:	4b4a      	ldr	r3, [pc, #296]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e086      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004520:	4b46      	ldr	r3, [pc, #280]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004528:	2b00      	cmp	r3, #0
 800452a:	d101      	bne.n	8004530 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e07e      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004530:	4b42      	ldr	r3, [pc, #264]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f023 0203 	bic.w	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	493f      	ldr	r1, [pc, #252]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 800453e:	4313      	orrs	r3, r2
 8004540:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004542:	f7fe fc5f 	bl	8002e04 <HAL_GetTick>
 8004546:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004548:	e00a      	b.n	8004560 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454a:	f7fe fc5b 	bl	8002e04 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	f241 3288 	movw	r2, #5000	; 0x1388
 8004558:	4293      	cmp	r3, r2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e066      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004560:	4b36      	ldr	r3, [pc, #216]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 020c 	and.w	r2, r3, #12
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	429a      	cmp	r2, r3
 8004570:	d1eb      	bne.n	800454a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d008      	beq.n	8004590 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800457e:	4b2f      	ldr	r3, [pc, #188]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	492c      	ldr	r1, [pc, #176]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 800458c:	4313      	orrs	r3, r2
 800458e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004590:	4b29      	ldr	r3, [pc, #164]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d210      	bcs.n	80045c0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459e:	4b26      	ldr	r3, [pc, #152]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f023 0207 	bic.w	r2, r3, #7
 80045a6:	4924      	ldr	r1, [pc, #144]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ae:	4b22      	ldr	r3, [pc, #136]	; (8004638 <HAL_RCC_ClockConfig+0x1b0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e036      	b.n	800462e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d008      	beq.n	80045de <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045cc:	4b1b      	ldr	r3, [pc, #108]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	4918      	ldr	r1, [pc, #96]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d009      	beq.n	80045fe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	4910      	ldr	r1, [pc, #64]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045fe:	f000 f825 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8004602:	4602      	mov	r2, r0
 8004604:	4b0d      	ldr	r3, [pc, #52]	; (800463c <HAL_RCC_ClockConfig+0x1b4>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	091b      	lsrs	r3, r3, #4
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	490c      	ldr	r1, [pc, #48]	; (8004640 <HAL_RCC_ClockConfig+0x1b8>)
 8004610:	5ccb      	ldrb	r3, [r1, r3]
 8004612:	f003 031f 	and.w	r3, r3, #31
 8004616:	fa22 f303 	lsr.w	r3, r2, r3
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <HAL_RCC_ClockConfig+0x1bc>)
 800461c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800461e:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe fb9e 	bl	8002d64 <HAL_InitTick>
 8004628:	4603      	mov	r3, r0
 800462a:	72fb      	strb	r3, [r7, #11]

  return status;
 800462c:	7afb      	ldrb	r3, [r7, #11]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40022000 	.word	0x40022000
 800463c:	40021000 	.word	0x40021000
 8004640:	08007dac 	.word	0x08007dac
 8004644:	20000000 	.word	0x20000000
 8004648:	20000004 	.word	0x20000004

0800464c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800464c:	b480      	push	{r7}
 800464e:	b089      	sub	sp, #36	; 0x24
 8004650:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	61fb      	str	r3, [r7, #28]
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800465a:	4b3e      	ldr	r3, [pc, #248]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f003 030c 	and.w	r3, r3, #12
 8004662:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004664:	4b3b      	ldr	r3, [pc, #236]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_RCC_GetSysClockFreq+0x34>
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	2b0c      	cmp	r3, #12
 8004678:	d121      	bne.n	80046be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d11e      	bne.n	80046be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004680:	4b34      	ldr	r3, [pc, #208]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	2b00      	cmp	r3, #0
 800468a:	d107      	bne.n	800469c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800468c:	4b31      	ldr	r3, [pc, #196]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 800468e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004692:	0a1b      	lsrs	r3, r3, #8
 8004694:	f003 030f 	and.w	r3, r3, #15
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e005      	b.n	80046a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800469c:	4b2d      	ldr	r3, [pc, #180]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	091b      	lsrs	r3, r3, #4
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046a8:	4a2b      	ldr	r2, [pc, #172]	; (8004758 <HAL_RCC_GetSysClockFreq+0x10c>)
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10d      	bne.n	80046d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046bc:	e00a      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d102      	bne.n	80046ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046c4:	4b25      	ldr	r3, [pc, #148]	; (800475c <HAL_RCC_GetSysClockFreq+0x110>)
 80046c6:	61bb      	str	r3, [r7, #24]
 80046c8:	e004      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d101      	bne.n	80046d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046d0:	4b23      	ldr	r3, [pc, #140]	; (8004760 <HAL_RCC_GetSysClockFreq+0x114>)
 80046d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	2b0c      	cmp	r3, #12
 80046d8:	d134      	bne.n	8004744 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046da:	4b1e      	ldr	r3, [pc, #120]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f003 0303 	and.w	r3, r3, #3
 80046e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d003      	beq.n	80046f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d003      	beq.n	80046f8 <HAL_RCC_GetSysClockFreq+0xac>
 80046f0:	e005      	b.n	80046fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80046f2:	4b1a      	ldr	r3, [pc, #104]	; (800475c <HAL_RCC_GetSysClockFreq+0x110>)
 80046f4:	617b      	str	r3, [r7, #20]
      break;
 80046f6:	e005      	b.n	8004704 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80046f8:	4b19      	ldr	r3, [pc, #100]	; (8004760 <HAL_RCC_GetSysClockFreq+0x114>)
 80046fa:	617b      	str	r3, [r7, #20]
      break;
 80046fc:	e002      	b.n	8004704 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	617b      	str	r3, [r7, #20]
      break;
 8004702:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004704:	4b13      	ldr	r3, [pc, #76]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	091b      	lsrs	r3, r3, #4
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	3301      	adds	r3, #1
 8004710:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004712:	4b10      	ldr	r3, [pc, #64]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	0a1b      	lsrs	r3, r3, #8
 8004718:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	fb03 f202 	mul.w	r2, r3, r2
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	fbb2 f3f3 	udiv	r3, r2, r3
 8004728:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800472a:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	0e5b      	lsrs	r3, r3, #25
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	3301      	adds	r3, #1
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004742:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004744:	69bb      	ldr	r3, [r7, #24]
}
 8004746:	4618      	mov	r0, r3
 8004748:	3724      	adds	r7, #36	; 0x24
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40021000 	.word	0x40021000
 8004758:	08007dc4 	.word	0x08007dc4
 800475c:	00f42400 	.word	0x00f42400
 8004760:	007a1200 	.word	0x007a1200

08004764 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004768:	4b03      	ldr	r3, [pc, #12]	; (8004778 <HAL_RCC_GetHCLKFreq+0x14>)
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000000 	.word	0x20000000

0800477c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004780:	f7ff fff0 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 8004784:	4602      	mov	r2, r0
 8004786:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	4904      	ldr	r1, [pc, #16]	; (80047a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004792:	5ccb      	ldrb	r3, [r1, r3]
 8004794:	f003 031f 	and.w	r3, r3, #31
 8004798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800479c:	4618      	mov	r0, r3
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	08007dbc 	.word	0x08007dbc

080047a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047ac:	f7ff ffda 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	0adb      	lsrs	r3, r3, #11
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4904      	ldr	r1, [pc, #16]	; (80047d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047be:	5ccb      	ldrb	r3, [r1, r3]
 80047c0:	f003 031f 	and.w	r3, r3, #31
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40021000 	.word	0x40021000
 80047d0:	08007dbc 	.word	0x08007dbc

080047d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80047dc:	2300      	movs	r3, #0
 80047de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80047e0:	4b2a      	ldr	r3, [pc, #168]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d003      	beq.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80047ec:	f7ff f944 	bl	8003a78 <HAL_PWREx_GetVoltageRange>
 80047f0:	6178      	str	r0, [r7, #20]
 80047f2:	e014      	b.n	800481e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047f4:	4b25      	ldr	r3, [pc, #148]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f8:	4a24      	ldr	r2, [pc, #144]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004800:	4b22      	ldr	r3, [pc, #136]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800480c:	f7ff f934 	bl	8003a78 <HAL_PWREx_GetVoltageRange>
 8004810:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004812:	4b1e      	ldr	r3, [pc, #120]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004816:	4a1d      	ldr	r2, [pc, #116]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004818:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800481c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004824:	d10b      	bne.n	800483e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b80      	cmp	r3, #128	; 0x80
 800482a:	d919      	bls.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2ba0      	cmp	r3, #160	; 0xa0
 8004830:	d902      	bls.n	8004838 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004832:	2302      	movs	r3, #2
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	e013      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004838:	2301      	movs	r3, #1
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	e010      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b80      	cmp	r3, #128	; 0x80
 8004842:	d902      	bls.n	800484a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004844:	2303      	movs	r3, #3
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	e00a      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b80      	cmp	r3, #128	; 0x80
 800484e:	d102      	bne.n	8004856 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004850:	2302      	movs	r3, #2
 8004852:	613b      	str	r3, [r7, #16]
 8004854:	e004      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b70      	cmp	r3, #112	; 0x70
 800485a:	d101      	bne.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800485c:	2301      	movs	r3, #1
 800485e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f023 0207 	bic.w	r2, r3, #7
 8004868:	4909      	ldr	r1, [pc, #36]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004870:	4b07      	ldr	r3, [pc, #28]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	429a      	cmp	r2, r3
 800487c:	d001      	beq.n	8004882 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40021000 	.word	0x40021000
 8004890:	40022000 	.word	0x40022000

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800489c:	2300      	movs	r3, #0
 800489e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048a0:	2300      	movs	r3, #0
 80048a2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d041      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048b8:	d02a      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80048ba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048be:	d824      	bhi.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80048c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048c4:	d008      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80048c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048ca:	d81e      	bhi.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00a      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80048d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048d4:	d010      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80048d6:	e018      	b.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048d8:	4b86      	ldr	r3, [pc, #536]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	4a85      	ldr	r2, [pc, #532]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048e2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048e4:	e015      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	3304      	adds	r3, #4
 80048ea:	2100      	movs	r1, #0
 80048ec:	4618      	mov	r0, r3
 80048ee:	f001 f829 	bl	8005944 <RCCEx_PLLSAI1_Config>
 80048f2:	4603      	mov	r3, r0
 80048f4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048f6:	e00c      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	3320      	adds	r3, #32
 80048fc:	2100      	movs	r1, #0
 80048fe:	4618      	mov	r0, r3
 8004900:	f001 f914 	bl	8005b2c <RCCEx_PLLSAI2_Config>
 8004904:	4603      	mov	r3, r0
 8004906:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004908:	e003      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	74fb      	strb	r3, [r7, #19]
      break;
 800490e:	e000      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004910:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004912:	7cfb      	ldrb	r3, [r7, #19]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10b      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004918:	4b76      	ldr	r3, [pc, #472]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004926:	4973      	ldr	r1, [pc, #460]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800492e:	e001      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d041      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004944:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004948:	d02a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800494a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800494e:	d824      	bhi.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004950:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004954:	d008      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004956:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800495a:	d81e      	bhi.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00a      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004964:	d010      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004966:	e018      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004968:	4b62      	ldr	r3, [pc, #392]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	4a61      	ldr	r2, [pc, #388]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800496e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004972:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004974:	e015      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3304      	adds	r3, #4
 800497a:	2100      	movs	r1, #0
 800497c:	4618      	mov	r0, r3
 800497e:	f000 ffe1 	bl	8005944 <RCCEx_PLLSAI1_Config>
 8004982:	4603      	mov	r3, r0
 8004984:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004986:	e00c      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3320      	adds	r3, #32
 800498c:	2100      	movs	r1, #0
 800498e:	4618      	mov	r0, r3
 8004990:	f001 f8cc 	bl	8005b2c <RCCEx_PLLSAI2_Config>
 8004994:	4603      	mov	r3, r0
 8004996:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004998:	e003      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	74fb      	strb	r3, [r7, #19]
      break;
 800499e:	e000      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80049a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049a2:	7cfb      	ldrb	r3, [r7, #19]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10b      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049a8:	4b52      	ldr	r3, [pc, #328]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049b6:	494f      	ldr	r1, [pc, #316]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80049be:	e001      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c0:	7cfb      	ldrb	r3, [r7, #19]
 80049c2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80a0 	beq.w	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d2:	2300      	movs	r3, #0
 80049d4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049d6:	4b47      	ldr	r3, [pc, #284]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e000      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80049e6:	2300      	movs	r3, #0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00d      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ec:	4b41      	ldr	r3, [pc, #260]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f0:	4a40      	ldr	r2, [pc, #256]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049f6:	6593      	str	r3, [r2, #88]	; 0x58
 80049f8:	4b3e      	ldr	r3, [pc, #248]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a04:	2301      	movs	r3, #1
 8004a06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a08:	4b3b      	ldr	r3, [pc, #236]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a3a      	ldr	r2, [pc, #232]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a14:	f7fe f9f6 	bl	8002e04 <HAL_GetTick>
 8004a18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a1a:	e009      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1c:	f7fe f9f2 	bl	8002e04 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d902      	bls.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	74fb      	strb	r3, [r7, #19]
        break;
 8004a2e:	e005      	b.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a30:	4b31      	ldr	r3, [pc, #196]	; (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0ef      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004a3c:	7cfb      	ldrb	r3, [r7, #19]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d15c      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a42:	4b2c      	ldr	r3, [pc, #176]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d01f      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d019      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a60:	4b24      	ldr	r3, [pc, #144]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a6c:	4b21      	ldr	r3, [pc, #132]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a72:	4a20      	ldr	r2, [pc, #128]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a7c:	4b1d      	ldr	r3, [pc, #116]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a82:	4a1c      	ldr	r2, [pc, #112]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a8c:	4a19      	ldr	r2, [pc, #100]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d016      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a9e:	f7fe f9b1 	bl	8002e04 <HAL_GetTick>
 8004aa2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aa4:	e00b      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aa6:	f7fe f9ad 	bl	8002e04 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d902      	bls.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	74fb      	strb	r3, [r7, #19]
            break;
 8004abc:	e006      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004abe:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0ec      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004acc:	7cfb      	ldrb	r3, [r7, #19]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10c      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ad2:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ae2:	4904      	ldr	r1, [pc, #16]	; (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004aea:	e009      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aec:	7cfb      	ldrb	r3, [r7, #19]
 8004aee:	74bb      	strb	r3, [r7, #18]
 8004af0:	e006      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004af2:	bf00      	nop
 8004af4:	40021000 	.word	0x40021000
 8004af8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	7cfb      	ldrb	r3, [r7, #19]
 8004afe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b00:	7c7b      	ldrb	r3, [r7, #17]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d105      	bne.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b06:	4b9e      	ldr	r3, [pc, #632]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0a:	4a9d      	ldr	r2, [pc, #628]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b1e:	4b98      	ldr	r3, [pc, #608]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b24:	f023 0203 	bic.w	r2, r3, #3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2c:	4994      	ldr	r1, [pc, #592]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b40:	4b8f      	ldr	r3, [pc, #572]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b46:	f023 020c 	bic.w	r2, r3, #12
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4e:	498c      	ldr	r1, [pc, #560]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b62:	4b87      	ldr	r3, [pc, #540]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	4983      	ldr	r1, [pc, #524]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b84:	4b7e      	ldr	r3, [pc, #504]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b92:	497b      	ldr	r1, [pc, #492]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ba6:	4b76      	ldr	r3, [pc, #472]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb4:	4972      	ldr	r1, [pc, #456]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00a      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bc8:	4b6d      	ldr	r3, [pc, #436]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	496a      	ldr	r1, [pc, #424]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bea:	4b65      	ldr	r3, [pc, #404]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf8:	4961      	ldr	r1, [pc, #388]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00a      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c0c:	4b5c      	ldr	r3, [pc, #368]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c1a:	4959      	ldr	r1, [pc, #356]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c2e:	4b54      	ldr	r3, [pc, #336]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c34:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3c:	4950      	ldr	r1, [pc, #320]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00a      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c50:	4b4b      	ldr	r3, [pc, #300]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c56:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5e:	4948      	ldr	r1, [pc, #288]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c72:	4b43      	ldr	r3, [pc, #268]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c80:	493f      	ldr	r1, [pc, #252]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d028      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c94:	4b3a      	ldr	r3, [pc, #232]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ca2:	4937      	ldr	r1, [pc, #220]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cb2:	d106      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cb4:	4b32      	ldr	r3, [pc, #200]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	4a31      	ldr	r2, [pc, #196]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cbe:	60d3      	str	r3, [r2, #12]
 8004cc0:	e011      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cc6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cca:	d10c      	bne.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3304      	adds	r3, #4
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fe36 	bl	8005944 <RCCEx_PLLSAI1_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004cdc:	7cfb      	ldrb	r3, [r7, #19]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004ce2:	7cfb      	ldrb	r3, [r7, #19]
 8004ce4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d028      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004cf2:	4b23      	ldr	r3, [pc, #140]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d00:	491f      	ldr	r1, [pc, #124]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d10:	d106      	bne.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d12:	4b1b      	ldr	r3, [pc, #108]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	4a1a      	ldr	r2, [pc, #104]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d1c:	60d3      	str	r3, [r2, #12]
 8004d1e:	e011      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d28:	d10c      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	2101      	movs	r1, #1
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fe07 	bl	8005944 <RCCEx_PLLSAI1_Config>
 8004d36:	4603      	mov	r3, r0
 8004d38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d3a:	7cfb      	ldrb	r3, [r7, #19]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d001      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d02b      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d56:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d5e:	4908      	ldr	r1, [pc, #32]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d6e:	d109      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d70:	4b03      	ldr	r3, [pc, #12]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	4a02      	ldr	r2, [pc, #8]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d7a:	60d3      	str	r3, [r2, #12]
 8004d7c:	e014      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004d7e:	bf00      	nop
 8004d80:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d8c:	d10c      	bne.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	3304      	adds	r3, #4
 8004d92:	2101      	movs	r1, #1
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fdd5 	bl	8005944 <RCCEx_PLLSAI1_Config>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d9e:	7cfb      	ldrb	r3, [r7, #19]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004da4:	7cfb      	ldrb	r3, [r7, #19]
 8004da6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d02f      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004db4:	4b2b      	ldr	r3, [pc, #172]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dc2:	4928      	ldr	r1, [pc, #160]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dd2:	d10d      	bne.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	2102      	movs	r1, #2
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fdb2 	bl	8005944 <RCCEx_PLLSAI1_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004de4:	7cfb      	ldrb	r3, [r7, #19]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d014      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004dea:	7cfb      	ldrb	r3, [r7, #19]
 8004dec:	74bb      	strb	r3, [r7, #18]
 8004dee:	e011      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004df4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df8:	d10c      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3320      	adds	r3, #32
 8004dfe:	2102      	movs	r1, #2
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 fe93 	bl	8005b2c <RCCEx_PLLSAI2_Config>
 8004e06:	4603      	mov	r3, r0
 8004e08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004e10:	7cfb      	ldrb	r3, [r7, #19]
 8004e12:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00a      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e20:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e26:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e2e:	490d      	ldr	r1, [pc, #52]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00b      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e42:	4b08      	ldr	r3, [pc, #32]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e52:	4904      	ldr	r1, [pc, #16]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e5a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40021000 	.word	0x40021000

08004e68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e7a:	d13e      	bne.n	8004efa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004e7c:	4bb2      	ldr	r3, [pc, #712]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e86:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e8e:	d028      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e96:	f200 8542 	bhi.w	800591e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea0:	d005      	beq.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ea8:	d00e      	beq.n	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004eaa:	f000 bd38 	b.w	800591e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004eae:	4ba6      	ldr	r3, [pc, #664]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	f040 8532 	bne.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec2:	61fb      	str	r3, [r7, #28]
      break;
 8004ec4:	f000 bd2d 	b.w	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004ec8:	4b9f      	ldr	r3, [pc, #636]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	f040 8527 	bne.w	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004ed8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004edc:	61fb      	str	r3, [r7, #28]
      break;
 8004ede:	f000 bd22 	b.w	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ee2:	4b99      	ldr	r3, [pc, #612]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004eee:	f040 851c 	bne.w	800592a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004ef2:	4b96      	ldr	r3, [pc, #600]	; (800514c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004ef4:	61fb      	str	r3, [r7, #28]
      break;
 8004ef6:	f000 bd18 	b.w	800592a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004efa:	4b93      	ldr	r3, [pc, #588]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	d036      	beq.n	8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	d840      	bhi.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d003      	beq.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d020      	beq.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004f1c:	e039      	b.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004f1e:	4b8a      	ldr	r3, [pc, #552]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d116      	bne.n	8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004f2a:	4b87      	ldr	r3, [pc, #540]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004f36:	4b84      	ldr	r3, [pc, #528]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 030f 	and.w	r3, r3, #15
 8004f40:	e005      	b.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004f42:	4b81      	ldr	r3, [pc, #516]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	4a80      	ldr	r2, [pc, #512]	; (8005150 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f54:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004f56:	e01f      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
      break;
 8004f5c:	e01c      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f5e:	4b7a      	ldr	r3, [pc, #488]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f6a:	d102      	bne.n	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004f6c:	4b79      	ldr	r3, [pc, #484]	; (8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004f6e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004f70:	e012      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	61bb      	str	r3, [r7, #24]
      break;
 8004f76:	e00f      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004f78:	4b73      	ldr	r3, [pc, #460]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f84:	d102      	bne.n	8004f8c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004f86:	4b74      	ldr	r3, [pc, #464]	; (8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004f88:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004f8a:	e005      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61bb      	str	r3, [r7, #24]
      break;
 8004f90:	e002      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61bb      	str	r3, [r7, #24]
      break;
 8004f96:	bf00      	nop
    }

    switch(PeriphClk)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f9e:	f000 80dd 	beq.w	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004fa8:	f200 84c1 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004fb2:	f000 80d3 	beq.w	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004fbc:	f200 84b7 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fc6:	f000 835f 	beq.w	8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd0:	f200 84ad 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fda:	f000 847e 	beq.w	80058da <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe4:	f200 84a3 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fee:	f000 82cd 	beq.w	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ff8:	f200 8499 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005002:	f000 80ab 	beq.w	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800500c:	f200 848f 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005016:	f000 8090 	beq.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005020:	f200 8485 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800502a:	d07f      	beq.n	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005032:	f200 847c 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800503c:	f000 8403 	beq.w	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005046:	f200 8472 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005050:	f000 83af 	beq.w	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800505a:	f200 8468 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005064:	f000 8379 	beq.w	800575a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800506e:	f200 845e 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b80      	cmp	r3, #128	; 0x80
 8005076:	f000 8344 	beq.w	8005702 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b80      	cmp	r3, #128	; 0x80
 800507e:	f200 8456 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b20      	cmp	r3, #32
 8005086:	d84b      	bhi.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 844f 	beq.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	3b01      	subs	r3, #1
 8005094:	2b1f      	cmp	r3, #31
 8005096:	f200 844a 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800509a:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	08005289 	.word	0x08005289
 80050a4:	080052f7 	.word	0x080052f7
 80050a8:	0800592f 	.word	0x0800592f
 80050ac:	0800538b 	.word	0x0800538b
 80050b0:	0800592f 	.word	0x0800592f
 80050b4:	0800592f 	.word	0x0800592f
 80050b8:	0800592f 	.word	0x0800592f
 80050bc:	08005411 	.word	0x08005411
 80050c0:	0800592f 	.word	0x0800592f
 80050c4:	0800592f 	.word	0x0800592f
 80050c8:	0800592f 	.word	0x0800592f
 80050cc:	0800592f 	.word	0x0800592f
 80050d0:	0800592f 	.word	0x0800592f
 80050d4:	0800592f 	.word	0x0800592f
 80050d8:	0800592f 	.word	0x0800592f
 80050dc:	08005489 	.word	0x08005489
 80050e0:	0800592f 	.word	0x0800592f
 80050e4:	0800592f 	.word	0x0800592f
 80050e8:	0800592f 	.word	0x0800592f
 80050ec:	0800592f 	.word	0x0800592f
 80050f0:	0800592f 	.word	0x0800592f
 80050f4:	0800592f 	.word	0x0800592f
 80050f8:	0800592f 	.word	0x0800592f
 80050fc:	0800592f 	.word	0x0800592f
 8005100:	0800592f 	.word	0x0800592f
 8005104:	0800592f 	.word	0x0800592f
 8005108:	0800592f 	.word	0x0800592f
 800510c:	0800592f 	.word	0x0800592f
 8005110:	0800592f 	.word	0x0800592f
 8005114:	0800592f 	.word	0x0800592f
 8005118:	0800592f 	.word	0x0800592f
 800511c:	0800550b 	.word	0x0800550b
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b40      	cmp	r3, #64	; 0x40
 8005124:	f000 82c1 	beq.w	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005128:	f000 bc01 	b.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800512c:	69b9      	ldr	r1, [r7, #24]
 800512e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005132:	f000 fdd9 	bl	8005ce8 <RCCEx_GetSAIxPeriphCLKFreq>
 8005136:	61f8      	str	r0, [r7, #28]
      break;
 8005138:	e3fa      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800513a:	69b9      	ldr	r1, [r7, #24]
 800513c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005140:	f000 fdd2 	bl	8005ce8 <RCCEx_GetSAIxPeriphCLKFreq>
 8005144:	61f8      	str	r0, [r7, #28]
      break;
 8005146:	e3f3      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005148:	40021000 	.word	0x40021000
 800514c:	0003d090 	.word	0x0003d090
 8005150:	08007dc4 	.word	0x08007dc4
 8005154:	00f42400 	.word	0x00f42400
 8005158:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800515c:	4ba9      	ldr	r3, [pc, #676]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800515e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005162:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005166:	613b      	str	r3, [r7, #16]
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800516e:	d00c      	beq.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005176:	d87f      	bhi.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800517e:	d04e      	beq.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005186:	d01d      	beq.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8005188:	e076      	b.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800518a:	4b9e      	ldr	r3, [pc, #632]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b02      	cmp	r3, #2
 8005194:	d172      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005196:	4b9b      	ldr	r3, [pc, #620]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0308 	and.w	r3, r3, #8
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d005      	beq.n	80051ae <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80051a2:	4b98      	ldr	r3, [pc, #608]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	f003 030f 	and.w	r3, r3, #15
 80051ac:	e005      	b.n	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80051ae:	4b95      	ldr	r3, [pc, #596]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051b4:	0a1b      	lsrs	r3, r3, #8
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	4a93      	ldr	r2, [pc, #588]	; (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80051bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051c0:	61fb      	str	r3, [r7, #28]
          break;
 80051c2:	e05b      	b.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80051c4:	4b8f      	ldr	r3, [pc, #572]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051d0:	d156      	bne.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80051d2:	4b8c      	ldr	r3, [pc, #560]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051de:	d14f      	bne.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80051e0:	4b88      	ldr	r3, [pc, #544]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	0a1b      	lsrs	r3, r3, #8
 80051e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051ea:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	fb03 f202 	mul.w	r2, r3, r2
 80051f4:	4b83      	ldr	r3, [pc, #524]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	091b      	lsrs	r3, r3, #4
 80051fa:	f003 0307 	and.w	r3, r3, #7
 80051fe:	3301      	adds	r3, #1
 8005200:	fbb2 f3f3 	udiv	r3, r2, r3
 8005204:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005206:	4b7f      	ldr	r3, [pc, #508]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	0d5b      	lsrs	r3, r3, #21
 800520c:	f003 0303 	and.w	r3, r3, #3
 8005210:	3301      	adds	r3, #1
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	fbb2 f3f3 	udiv	r3, r2, r3
 800521a:	61fb      	str	r3, [r7, #28]
          break;
 800521c:	e030      	b.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800521e:	4b79      	ldr	r3, [pc, #484]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005226:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800522a:	d12b      	bne.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800522c:	4b75      	ldr	r3, [pc, #468]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005234:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005238:	d124      	bne.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800523a:	4b72      	ldr	r3, [pc, #456]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	0a1b      	lsrs	r3, r3, #8
 8005240:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005244:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	fb03 f202 	mul.w	r2, r3, r2
 800524e:	4b6d      	ldr	r3, [pc, #436]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	091b      	lsrs	r3, r3, #4
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	3301      	adds	r3, #1
 800525a:	fbb2 f3f3 	udiv	r3, r2, r3
 800525e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005260:	4b68      	ldr	r3, [pc, #416]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	0d5b      	lsrs	r3, r3, #21
 8005266:	f003 0303 	and.w	r3, r3, #3
 800526a:	3301      	adds	r3, #1
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	fbb2 f3f3 	udiv	r3, r2, r3
 8005274:	61fb      	str	r3, [r7, #28]
          break;
 8005276:	e005      	b.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8005278:	bf00      	nop
 800527a:	e359      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800527c:	bf00      	nop
 800527e:	e357      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005280:	bf00      	nop
 8005282:	e355      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005284:	bf00      	nop
        break;
 8005286:	e353      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005288:	4b5e      	ldr	r3, [pc, #376]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	2b03      	cmp	r3, #3
 8005298:	d827      	bhi.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800529a:	a201      	add	r2, pc, #4	; (adr r2, 80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800529c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a0:	080052b1 	.word	0x080052b1
 80052a4:	080052b9 	.word	0x080052b9
 80052a8:	080052c1 	.word	0x080052c1
 80052ac:	080052d5 	.word	0x080052d5
          frequency = HAL_RCC_GetPCLK2Freq();
 80052b0:	f7ff fa7a 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 80052b4:	61f8      	str	r0, [r7, #28]
          break;
 80052b6:	e01d      	b.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80052b8:	f7ff f9c8 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80052bc:	61f8      	str	r0, [r7, #28]
          break;
 80052be:	e019      	b.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052c0:	4b50      	ldr	r3, [pc, #320]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052cc:	d10f      	bne.n	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80052ce:	4b4f      	ldr	r3, [pc, #316]	; (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80052d0:	61fb      	str	r3, [r7, #28]
          break;
 80052d2:	e00c      	b.n	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80052d4:	4b4b      	ldr	r3, [pc, #300]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d107      	bne.n	80052f2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 80052e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052e6:	61fb      	str	r3, [r7, #28]
          break;
 80052e8:	e003      	b.n	80052f2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 80052ea:	bf00      	nop
 80052ec:	e320      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052ee:	bf00      	nop
 80052f0:	e31e      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052f2:	bf00      	nop
        break;
 80052f4:	e31c      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80052f6:	4b43      	ldr	r3, [pc, #268]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052fc:	f003 030c 	and.w	r3, r3, #12
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	2b0c      	cmp	r3, #12
 8005306:	d83a      	bhi.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005308:	a201      	add	r2, pc, #4	; (adr r2, 8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800530a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530e:	bf00      	nop
 8005310:	08005345 	.word	0x08005345
 8005314:	0800537f 	.word	0x0800537f
 8005318:	0800537f 	.word	0x0800537f
 800531c:	0800537f 	.word	0x0800537f
 8005320:	0800534d 	.word	0x0800534d
 8005324:	0800537f 	.word	0x0800537f
 8005328:	0800537f 	.word	0x0800537f
 800532c:	0800537f 	.word	0x0800537f
 8005330:	08005355 	.word	0x08005355
 8005334:	0800537f 	.word	0x0800537f
 8005338:	0800537f 	.word	0x0800537f
 800533c:	0800537f 	.word	0x0800537f
 8005340:	08005369 	.word	0x08005369
          frequency = HAL_RCC_GetPCLK1Freq();
 8005344:	f7ff fa1a 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8005348:	61f8      	str	r0, [r7, #28]
          break;
 800534a:	e01d      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 800534c:	f7ff f97e 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8005350:	61f8      	str	r0, [r7, #28]
          break;
 8005352:	e019      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005354:	4b2b      	ldr	r3, [pc, #172]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800535c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005360:	d10f      	bne.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8005362:	4b2a      	ldr	r3, [pc, #168]	; (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005364:	61fb      	str	r3, [r7, #28]
          break;
 8005366:	e00c      	b.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005368:	4b26      	ldr	r3, [pc, #152]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800536a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b02      	cmp	r3, #2
 8005374:	d107      	bne.n	8005386 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8005376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800537a:	61fb      	str	r3, [r7, #28]
          break;
 800537c:	e003      	b.n	8005386 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800537e:	bf00      	nop
 8005380:	e2d6      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005382:	bf00      	nop
 8005384:	e2d4      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005386:	bf00      	nop
        break;
 8005388:	e2d2      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800538a:	4b1e      	ldr	r3, [pc, #120]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005394:	613b      	str	r3, [r7, #16]
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	2b30      	cmp	r3, #48	; 0x30
 800539a:	d021      	beq.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b30      	cmp	r3, #48	; 0x30
 80053a0:	d829      	bhi.n	80053f6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b20      	cmp	r3, #32
 80053a6:	d011      	beq.n	80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d823      	bhi.n	80053f6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	2b10      	cmp	r3, #16
 80053b8:	d004      	beq.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80053ba:	e01c      	b.n	80053f6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80053bc:	f7ff f9de 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80053c0:	61f8      	str	r0, [r7, #28]
          break;
 80053c2:	e01d      	b.n	8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80053c4:	f7ff f942 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80053c8:	61f8      	str	r0, [r7, #28]
          break;
 80053ca:	e019      	b.n	8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80053cc:	4b0d      	ldr	r3, [pc, #52]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d8:	d10f      	bne.n	80053fa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80053dc:	61fb      	str	r3, [r7, #28]
          break;
 80053de:	e00c      	b.n	80053fa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80053e0:	4b08      	ldr	r3, [pc, #32]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80053e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d107      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 80053ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053f2:	61fb      	str	r3, [r7, #28]
          break;
 80053f4:	e003      	b.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 80053f6:	bf00      	nop
 80053f8:	e29a      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053fa:	bf00      	nop
 80053fc:	e298      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053fe:	bf00      	nop
        break;
 8005400:	e296      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005402:	bf00      	nop
 8005404:	40021000 	.word	0x40021000
 8005408:	08007dc4 	.word	0x08007dc4
 800540c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005410:	4b9b      	ldr	r3, [pc, #620]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005416:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800541a:	613b      	str	r3, [r7, #16]
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	2bc0      	cmp	r3, #192	; 0xc0
 8005420:	d021      	beq.n	8005466 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	2bc0      	cmp	r3, #192	; 0xc0
 8005426:	d829      	bhi.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	2b80      	cmp	r3, #128	; 0x80
 800542c:	d011      	beq.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	2b80      	cmp	r3, #128	; 0x80
 8005432:	d823      	bhi.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	2b40      	cmp	r3, #64	; 0x40
 800543e:	d004      	beq.n	800544a <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8005440:	e01c      	b.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005442:	f7ff f99b 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8005446:	61f8      	str	r0, [r7, #28]
          break;
 8005448:	e01d      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800544a:	f7ff f8ff 	bl	800464c <HAL_RCC_GetSysClockFreq>
 800544e:	61f8      	str	r0, [r7, #28]
          break;
 8005450:	e019      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005452:	4b8b      	ldr	r3, [pc, #556]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800545a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800545e:	d10f      	bne.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8005460:	4b88      	ldr	r3, [pc, #544]	; (8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005462:	61fb      	str	r3, [r7, #28]
          break;
 8005464:	e00c      	b.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005466:	4b86      	ldr	r3, [pc, #536]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d107      	bne.n	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8005474:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005478:	61fb      	str	r3, [r7, #28]
          break;
 800547a:	e003      	b.n	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 800547c:	bf00      	nop
 800547e:	e257      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005480:	bf00      	nop
 8005482:	e255      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005484:	bf00      	nop
        break;
 8005486:	e253      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005488:	4b7d      	ldr	r3, [pc, #500]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800548a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800548e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005492:	613b      	str	r3, [r7, #16]
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800549a:	d025      	beq.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054a2:	d82c      	bhi.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054aa:	d013      	beq.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054b2:	d824      	bhi.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d004      	beq.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054c0:	d004      	beq.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80054c2:	e01c      	b.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054c4:	f7ff f95a 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80054c8:	61f8      	str	r0, [r7, #28]
          break;
 80054ca:	e01d      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80054cc:	f7ff f8be 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80054d0:	61f8      	str	r0, [r7, #28]
          break;
 80054d2:	e019      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80054d4:	4b6a      	ldr	r3, [pc, #424]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054e0:	d10f      	bne.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 80054e2:	4b68      	ldr	r3, [pc, #416]	; (8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80054e4:	61fb      	str	r3, [r7, #28]
          break;
 80054e6:	e00c      	b.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80054e8:	4b65      	ldr	r3, [pc, #404]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80054ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d107      	bne.n	8005506 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 80054f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054fa:	61fb      	str	r3, [r7, #28]
          break;
 80054fc:	e003      	b.n	8005506 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80054fe:	bf00      	nop
 8005500:	e216      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005502:	bf00      	nop
 8005504:	e214      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005506:	bf00      	nop
        break;
 8005508:	e212      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800550a:	4b5d      	ldr	r3, [pc, #372]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005510:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005514:	613b      	str	r3, [r7, #16]
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800551c:	d025      	beq.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005524:	d82c      	bhi.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800552c:	d013      	beq.n	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005534:	d824      	bhi.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d004      	beq.n	8005546 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005542:	d004      	beq.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8005544:	e01c      	b.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005546:	f7ff f919 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 800554a:	61f8      	str	r0, [r7, #28]
          break;
 800554c:	e01d      	b.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800554e:	f7ff f87d 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8005552:	61f8      	str	r0, [r7, #28]
          break;
 8005554:	e019      	b.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005556:	4b4a      	ldr	r3, [pc, #296]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005562:	d10f      	bne.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8005564:	4b47      	ldr	r3, [pc, #284]	; (8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005566:	61fb      	str	r3, [r7, #28]
          break;
 8005568:	e00c      	b.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800556a:	4b45      	ldr	r3, [pc, #276]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800556c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b02      	cmp	r3, #2
 8005576:	d107      	bne.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8005578:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800557c:	61fb      	str	r3, [r7, #28]
          break;
 800557e:	e003      	b.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8005580:	bf00      	nop
 8005582:	e1d5      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005584:	bf00      	nop
 8005586:	e1d3      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005588:	bf00      	nop
        break;
 800558a:	e1d1      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800558c:	4b3c      	ldr	r3, [pc, #240]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005592:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005596:	613b      	str	r3, [r7, #16]
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800559e:	d00c      	beq.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80055a6:	d864      	bhi.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055ae:	d008      	beq.n	80055c2 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055b6:	d030      	beq.n	800561a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80055b8:	e05b      	b.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80055ba:	f7ff f847 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80055be:	61f8      	str	r0, [r7, #28]
          break;
 80055c0:	e05c      	b.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80055c2:	4b2f      	ldr	r3, [pc, #188]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055ce:	d152      	bne.n	8005676 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 80055d0:	4b2b      	ldr	r3, [pc, #172]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d04c      	beq.n	8005676 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80055dc:	4b28      	ldr	r3, [pc, #160]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	0a1b      	lsrs	r3, r3, #8
 80055e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055e6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	fb03 f202 	mul.w	r2, r3, r2
 80055f0:	4b23      	ldr	r3, [pc, #140]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	091b      	lsrs	r3, r3, #4
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	3301      	adds	r3, #1
 80055fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005600:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005602:	4b1f      	ldr	r3, [pc, #124]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	0e5b      	lsrs	r3, r3, #25
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	3301      	adds	r3, #1
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	69ba      	ldr	r2, [r7, #24]
 8005612:	fbb2 f3f3 	udiv	r3, r2, r3
 8005616:	61fb      	str	r3, [r7, #28]
          break;
 8005618:	e02d      	b.n	8005676 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800561a:	4b19      	ldr	r3, [pc, #100]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005622:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005626:	d128      	bne.n	800567a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8005628:	4b15      	ldr	r3, [pc, #84]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d022      	beq.n	800567a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005634:	4b12      	ldr	r3, [pc, #72]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	0a1b      	lsrs	r3, r3, #8
 800563a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800563e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	fb03 f202 	mul.w	r2, r3, r2
 8005648:	4b0d      	ldr	r3, [pc, #52]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	091b      	lsrs	r3, r3, #4
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	3301      	adds	r3, #1
 8005654:	fbb2 f3f3 	udiv	r3, r2, r3
 8005658:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800565a:	4b09      	ldr	r3, [pc, #36]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	0e5b      	lsrs	r3, r3, #25
 8005660:	f003 0303 	and.w	r3, r3, #3
 8005664:	3301      	adds	r3, #1
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	fbb2 f3f3 	udiv	r3, r2, r3
 800566e:	61fb      	str	r3, [r7, #28]
          break;
 8005670:	e003      	b.n	800567a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8005672:	bf00      	nop
 8005674:	e15c      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005676:	bf00      	nop
 8005678:	e15a      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800567a:	bf00      	nop
        break;
 800567c:	e158      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800567e:	bf00      	nop
 8005680:	40021000 	.word	0x40021000
 8005684:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005688:	4b9d      	ldr	r3, [pc, #628]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005692:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d103      	bne.n	80056a2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800569a:	f7ff f885 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 800569e:	61f8      	str	r0, [r7, #28]
        break;
 80056a0:	e146      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80056a2:	f7fe ffd3 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80056a6:	61f8      	str	r0, [r7, #28]
        break;
 80056a8:	e142      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80056aa:	4b95      	ldr	r3, [pc, #596]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80056ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056bc:	d013      	beq.n	80056e6 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056c4:	d819      	bhi.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056d2:	d004      	beq.n	80056de <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80056d4:	e011      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80056d6:	f7ff f851 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80056da:	61f8      	str	r0, [r7, #28]
          break;
 80056dc:	e010      	b.n	8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 80056de:	f7fe ffb5 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80056e2:	61f8      	str	r0, [r7, #28]
          break;
 80056e4:	e00c      	b.n	8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056e6:	4b86      	ldr	r3, [pc, #536]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056f2:	d104      	bne.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 80056f4:	4b83      	ldr	r3, [pc, #524]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80056f6:	61fb      	str	r3, [r7, #28]
          break;
 80056f8:	e001      	b.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80056fa:	bf00      	nop
 80056fc:	e118      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056fe:	bf00      	nop
        break;
 8005700:	e116      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005702:	4b7f      	ldr	r3, [pc, #508]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005708:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005714:	d013      	beq.n	800573e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800571c:	d819      	bhi.n	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d004      	beq.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800572a:	d004      	beq.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 800572c:	e011      	b.n	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800572e:	f7ff f825 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8005732:	61f8      	str	r0, [r7, #28]
          break;
 8005734:	e010      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005736:	f7fe ff89 	bl	800464c <HAL_RCC_GetSysClockFreq>
 800573a:	61f8      	str	r0, [r7, #28]
          break;
 800573c:	e00c      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800573e:	4b70      	ldr	r3, [pc, #448]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800574a:	d104      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 800574c:	4b6d      	ldr	r3, [pc, #436]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800574e:	61fb      	str	r3, [r7, #28]
          break;
 8005750:	e001      	b.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8005752:	bf00      	nop
 8005754:	e0ec      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005756:	bf00      	nop
        break;
 8005758:	e0ea      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800575a:	4b69      	ldr	r3, [pc, #420]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800575c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005764:	613b      	str	r3, [r7, #16]
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800576c:	d013      	beq.n	8005796 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005774:	d819      	bhi.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d004      	beq.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005782:	d004      	beq.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005784:	e011      	b.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005786:	f7fe fff9 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 800578a:	61f8      	str	r0, [r7, #28]
          break;
 800578c:	e010      	b.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800578e:	f7fe ff5d 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8005792:	61f8      	str	r0, [r7, #28]
          break;
 8005794:	e00c      	b.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005796:	4b5a      	ldr	r3, [pc, #360]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800579e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057a2:	d104      	bne.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80057a4:	4b57      	ldr	r3, [pc, #348]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80057a6:	61fb      	str	r3, [r7, #28]
          break;
 80057a8:	e001      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80057aa:	bf00      	nop
 80057ac:	e0c0      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80057ae:	bf00      	nop
        break;
 80057b0:	e0be      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80057b2:	4b53      	ldr	r3, [pc, #332]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80057b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80057bc:	613b      	str	r3, [r7, #16]
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80057c4:	d02c      	beq.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80057cc:	d833      	bhi.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057d4:	d01a      	beq.n	800580c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057dc:	d82b      	bhi.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d004      	beq.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057ea:	d004      	beq.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 80057ec:	e023      	b.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 80057ee:	f7fe ffc5 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80057f2:	61f8      	str	r0, [r7, #28]
          break;
 80057f4:	e026      	b.n	8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80057f6:	4b42      	ldr	r3, [pc, #264]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80057f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b02      	cmp	r3, #2
 8005802:	d11a      	bne.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005804:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005808:	61fb      	str	r3, [r7, #28]
          break;
 800580a:	e016      	b.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800580c:	4b3c      	ldr	r3, [pc, #240]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005818:	d111      	bne.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800581a:	4b3a      	ldr	r3, [pc, #232]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800581c:	61fb      	str	r3, [r7, #28]
          break;
 800581e:	e00e      	b.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005820:	4b37      	ldr	r3, [pc, #220]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b02      	cmp	r3, #2
 800582c:	d109      	bne.n	8005842 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800582e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005832:	61fb      	str	r3, [r7, #28]
          break;
 8005834:	e005      	b.n	8005842 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005836:	bf00      	nop
 8005838:	e07a      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800583a:	bf00      	nop
 800583c:	e078      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800583e:	bf00      	nop
 8005840:	e076      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005842:	bf00      	nop
        break;
 8005844:	e074      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005846:	4b2e      	ldr	r3, [pc, #184]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005850:	613b      	str	r3, [r7, #16]
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005858:	d02c      	beq.n	80058b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005860:	d833      	bhi.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005868:	d01a      	beq.n	80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005870:	d82b      	bhi.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d004      	beq.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800587e:	d004      	beq.n	800588a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005880:	e023      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005882:	f7fe ff7b 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8005886:	61f8      	str	r0, [r7, #28]
          break;
 8005888:	e026      	b.n	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800588a:	4b1d      	ldr	r3, [pc, #116]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800588c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b02      	cmp	r3, #2
 8005896:	d11a      	bne.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005898:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800589c:	61fb      	str	r3, [r7, #28]
          break;
 800589e:	e016      	b.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80058a0:	4b17      	ldr	r3, [pc, #92]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ac:	d111      	bne.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80058ae:	4b15      	ldr	r3, [pc, #84]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80058b0:	61fb      	str	r3, [r7, #28]
          break;
 80058b2:	e00e      	b.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80058b4:	4b12      	ldr	r3, [pc, #72]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d109      	bne.n	80058d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80058c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058c6:	61fb      	str	r3, [r7, #28]
          break;
 80058c8:	e005      	b.n	80058d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80058ca:	bf00      	nop
 80058cc:	e030      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058ce:	bf00      	nop
 80058d0:	e02e      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058d2:	bf00      	nop
 80058d4:	e02c      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058d6:	bf00      	nop
        break;
 80058d8:	e02a      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80058da:	4b09      	ldr	r3, [pc, #36]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80058e4:	613b      	str	r3, [r7, #16]
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d004      	beq.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f2:	d009      	beq.n	8005908 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80058f4:	e012      	b.n	800591c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80058f6:	f7fe ff41 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80058fa:	61f8      	str	r0, [r7, #28]
          break;
 80058fc:	e00e      	b.n	800591c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80058fe:	bf00      	nop
 8005900:	40021000 	.word	0x40021000
 8005904:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005908:	4b0c      	ldr	r3, [pc, #48]	; (800593c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005914:	d101      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8005916:	4b0a      	ldr	r3, [pc, #40]	; (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005918:	61fb      	str	r3, [r7, #28]
          break;
 800591a:	bf00      	nop
        break;
 800591c:	e008      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800591e:	bf00      	nop
 8005920:	e006      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005922:	bf00      	nop
 8005924:	e004      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005926:	bf00      	nop
 8005928:	e002      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800592a:	bf00      	nop
 800592c:	e000      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800592e:	bf00      	nop
    }
  }

  return(frequency);
 8005930:	69fb      	ldr	r3, [r7, #28]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3720      	adds	r7, #32
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	40021000 	.word	0x40021000
 8005940:	00f42400 	.word	0x00f42400

08005944 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005952:	4b75      	ldr	r3, [pc, #468]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d018      	beq.n	8005990 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800595e:	4b72      	ldr	r3, [pc, #456]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f003 0203 	and.w	r2, r3, #3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d10d      	bne.n	800598a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
       ||
 8005972:	2b00      	cmp	r3, #0
 8005974:	d009      	beq.n	800598a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005976:	4b6c      	ldr	r3, [pc, #432]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	091b      	lsrs	r3, r3, #4
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
       ||
 8005986:	429a      	cmp	r2, r3
 8005988:	d047      	beq.n	8005a1a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
 800598e:	e044      	b.n	8005a1a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2b03      	cmp	r3, #3
 8005996:	d018      	beq.n	80059ca <RCCEx_PLLSAI1_Config+0x86>
 8005998:	2b03      	cmp	r3, #3
 800599a:	d825      	bhi.n	80059e8 <RCCEx_PLLSAI1_Config+0xa4>
 800599c:	2b01      	cmp	r3, #1
 800599e:	d002      	beq.n	80059a6 <RCCEx_PLLSAI1_Config+0x62>
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d009      	beq.n	80059b8 <RCCEx_PLLSAI1_Config+0x74>
 80059a4:	e020      	b.n	80059e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80059a6:	4b60      	ldr	r3, [pc, #384]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d11d      	bne.n	80059ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059b6:	e01a      	b.n	80059ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059b8:	4b5b      	ldr	r3, [pc, #364]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d116      	bne.n	80059f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059c8:	e013      	b.n	80059f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059ca:	4b57      	ldr	r3, [pc, #348]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10f      	bne.n	80059f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059d6:	4b54      	ldr	r3, [pc, #336]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d109      	bne.n	80059f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059e6:	e006      	b.n	80059f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	73fb      	strb	r3, [r7, #15]
      break;
 80059ec:	e004      	b.n	80059f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059ee:	bf00      	nop
 80059f0:	e002      	b.n	80059f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059f2:	bf00      	nop
 80059f4:	e000      	b.n	80059f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10d      	bne.n	8005a1a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059fe:	4b4a      	ldr	r3, [pc, #296]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6819      	ldr	r1, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	011b      	lsls	r3, r3, #4
 8005a12:	430b      	orrs	r3, r1
 8005a14:	4944      	ldr	r1, [pc, #272]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d17d      	bne.n	8005b1c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a20:	4b41      	ldr	r3, [pc, #260]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a40      	ldr	r2, [pc, #256]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2c:	f7fd f9ea 	bl	8002e04 <HAL_GetTick>
 8005a30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a32:	e009      	b.n	8005a48 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a34:	f7fd f9e6 	bl	8002e04 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d902      	bls.n	8005a48 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	73fb      	strb	r3, [r7, #15]
        break;
 8005a46:	e005      	b.n	8005a54 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a48:	4b37      	ldr	r3, [pc, #220]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1ef      	bne.n	8005a34 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d160      	bne.n	8005b1c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d111      	bne.n	8005a84 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a60:	4b31      	ldr	r3, [pc, #196]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	6892      	ldr	r2, [r2, #8]
 8005a70:	0211      	lsls	r1, r2, #8
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	68d2      	ldr	r2, [r2, #12]
 8005a76:	0912      	lsrs	r2, r2, #4
 8005a78:	0452      	lsls	r2, r2, #17
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	492a      	ldr	r1, [pc, #168]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	610b      	str	r3, [r1, #16]
 8005a82:	e027      	b.n	8005ad4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d112      	bne.n	8005ab0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a8a:	4b27      	ldr	r3, [pc, #156]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005a92:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6892      	ldr	r2, [r2, #8]
 8005a9a:	0211      	lsls	r1, r2, #8
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6912      	ldr	r2, [r2, #16]
 8005aa0:	0852      	lsrs	r2, r2, #1
 8005aa2:	3a01      	subs	r2, #1
 8005aa4:	0552      	lsls	r2, r2, #21
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	491f      	ldr	r1, [pc, #124]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	610b      	str	r3, [r1, #16]
 8005aae:	e011      	b.n	8005ad4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ab0:	4b1d      	ldr	r3, [pc, #116]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005ab8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6892      	ldr	r2, [r2, #8]
 8005ac0:	0211      	lsls	r1, r2, #8
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6952      	ldr	r2, [r2, #20]
 8005ac6:	0852      	lsrs	r2, r2, #1
 8005ac8:	3a01      	subs	r2, #1
 8005aca:	0652      	lsls	r2, r2, #25
 8005acc:	430a      	orrs	r2, r1
 8005ace:	4916      	ldr	r1, [pc, #88]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ad4:	4b14      	ldr	r3, [pc, #80]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a13      	ldr	r2, [pc, #76]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ada:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ade:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae0:	f7fd f990 	bl	8002e04 <HAL_GetTick>
 8005ae4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ae6:	e009      	b.n	8005afc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ae8:	f7fd f98c 	bl	8002e04 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d902      	bls.n	8005afc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	73fb      	strb	r3, [r7, #15]
          break;
 8005afa:	e005      	b.n	8005b08 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005afc:	4b0a      	ldr	r3, [pc, #40]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0ef      	beq.n	8005ae8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d106      	bne.n	8005b1c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005b0e:	4b06      	ldr	r3, [pc, #24]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b10:	691a      	ldr	r2, [r3, #16]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	4904      	ldr	r1, [pc, #16]	; (8005b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	40021000 	.word	0x40021000

08005b2c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b36:	2300      	movs	r3, #0
 8005b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b3a:	4b6a      	ldr	r3, [pc, #424]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d018      	beq.n	8005b78 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b46:	4b67      	ldr	r3, [pc, #412]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	f003 0203 	and.w	r2, r3, #3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d10d      	bne.n	8005b72 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
       ||
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d009      	beq.n	8005b72 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b5e:	4b61      	ldr	r3, [pc, #388]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	091b      	lsrs	r3, r3, #4
 8005b64:	f003 0307 	and.w	r3, r3, #7
 8005b68:	1c5a      	adds	r2, r3, #1
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
       ||
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d047      	beq.n	8005c02 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	73fb      	strb	r3, [r7, #15]
 8005b76:	e044      	b.n	8005c02 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b03      	cmp	r3, #3
 8005b7e:	d018      	beq.n	8005bb2 <RCCEx_PLLSAI2_Config+0x86>
 8005b80:	2b03      	cmp	r3, #3
 8005b82:	d825      	bhi.n	8005bd0 <RCCEx_PLLSAI2_Config+0xa4>
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d002      	beq.n	8005b8e <RCCEx_PLLSAI2_Config+0x62>
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d009      	beq.n	8005ba0 <RCCEx_PLLSAI2_Config+0x74>
 8005b8c:	e020      	b.n	8005bd0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b8e:	4b55      	ldr	r3, [pc, #340]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d11d      	bne.n	8005bd6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b9e:	e01a      	b.n	8005bd6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ba0:	4b50      	ldr	r3, [pc, #320]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d116      	bne.n	8005bda <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bb0:	e013      	b.n	8005bda <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005bb2:	4b4c      	ldr	r3, [pc, #304]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10f      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bbe:	4b49      	ldr	r3, [pc, #292]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d109      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bce:	e006      	b.n	8005bde <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd4:	e004      	b.n	8005be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bd6:	bf00      	nop
 8005bd8:	e002      	b.n	8005be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e000      	b.n	8005be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bde:	bf00      	nop
    }

    if(status == HAL_OK)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10d      	bne.n	8005c02 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005be6:	4b3f      	ldr	r3, [pc, #252]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6819      	ldr	r1, [r3, #0]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	430b      	orrs	r3, r1
 8005bfc:	4939      	ldr	r1, [pc, #228]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c02:	7bfb      	ldrb	r3, [r7, #15]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d167      	bne.n	8005cd8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005c08:	4b36      	ldr	r3, [pc, #216]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a35      	ldr	r2, [pc, #212]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c14:	f7fd f8f6 	bl	8002e04 <HAL_GetTick>
 8005c18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c1a:	e009      	b.n	8005c30 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c1c:	f7fd f8f2 	bl	8002e04 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d902      	bls.n	8005c30 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	73fb      	strb	r3, [r7, #15]
        break;
 8005c2e:	e005      	b.n	8005c3c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c30:	4b2c      	ldr	r3, [pc, #176]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1ef      	bne.n	8005c1c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d14a      	bne.n	8005cd8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d111      	bne.n	8005c6c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c48:	4b26      	ldr	r3, [pc, #152]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	6892      	ldr	r2, [r2, #8]
 8005c58:	0211      	lsls	r1, r2, #8
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	68d2      	ldr	r2, [r2, #12]
 8005c5e:	0912      	lsrs	r2, r2, #4
 8005c60:	0452      	lsls	r2, r2, #17
 8005c62:	430a      	orrs	r2, r1
 8005c64:	491f      	ldr	r1, [pc, #124]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	614b      	str	r3, [r1, #20]
 8005c6a:	e011      	b.n	8005c90 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c6c:	4b1d      	ldr	r3, [pc, #116]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005c74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6892      	ldr	r2, [r2, #8]
 8005c7c:	0211      	lsls	r1, r2, #8
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	6912      	ldr	r2, [r2, #16]
 8005c82:	0852      	lsrs	r2, r2, #1
 8005c84:	3a01      	subs	r2, #1
 8005c86:	0652      	lsls	r2, r2, #25
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	4916      	ldr	r1, [pc, #88]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c90:	4b14      	ldr	r3, [pc, #80]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a13      	ldr	r2, [pc, #76]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9c:	f7fd f8b2 	bl	8002e04 <HAL_GetTick>
 8005ca0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ca2:	e009      	b.n	8005cb8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ca4:	f7fd f8ae 	bl	8002e04 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d902      	bls.n	8005cb8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	73fb      	strb	r3, [r7, #15]
          break;
 8005cb6:	e005      	b.n	8005cc4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cb8:	4b0a      	ldr	r3, [pc, #40]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0ef      	beq.n	8005ca4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d106      	bne.n	8005cd8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005cca:	4b06      	ldr	r3, [pc, #24]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ccc:	695a      	ldr	r2, [r3, #20]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	4904      	ldr	r1, [pc, #16]	; (8005ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40021000 	.word	0x40021000

08005ce8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b089      	sub	sp, #36	; 0x24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIx */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d04:	d10c      	bne.n	8005d20 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005d06:	4b6e      	ldr	r3, [pc, #440]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005d10:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d18:	d112      	bne.n	8005d40 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005d1a:	4b6a      	ldr	r3, [pc, #424]	; (8005ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	e00f      	b.n	8005d40 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d26:	d10b      	bne.n	8005d40 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005d28:	4b65      	ldr	r3, [pc, #404]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8005d32:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005d3a:	d101      	bne.n	8005d40 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005d3c:	4b61      	ldr	r3, [pc, #388]	; (8005ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005d3e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f040 80b4 	bne.w	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d52:	d003      	beq.n	8005d5c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d5a:	d135      	bne.n	8005dc8 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005d5c:	4b58      	ldr	r3, [pc, #352]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d68:	f040 80a1 	bne.w	8005eae <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005d6c:	4b54      	ldr	r3, [pc, #336]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 809a 	beq.w	8005eae <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005d7a:	4b51      	ldr	r3, [pc, #324]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	091b      	lsrs	r3, r3, #4
 8005d80:	f003 0307 	and.w	r3, r3, #7
 8005d84:	3301      	adds	r3, #1
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d8c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005d8e:	4b4c      	ldr	r3, [pc, #304]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	0a1b      	lsrs	r3, r3, #8
 8005d94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d98:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10a      	bne.n	8005db6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005da0:	4b47      	ldr	r3, [pc, #284]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005dac:	2311      	movs	r3, #17
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	e001      	b.n	8005db6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005db2:	2307      	movs	r3, #7
 8005db4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	fb03 f202 	mul.w	r2, r3, r2
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005dc6:	e072      	b.n	8005eae <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d133      	bne.n	8005e36 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005dce:	4b3c      	ldr	r3, [pc, #240]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dda:	d169      	bne.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005ddc:	4b38      	ldr	r3, [pc, #224]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d063      	beq.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005de8:	4b35      	ldr	r3, [pc, #212]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	091b      	lsrs	r3, r3, #4
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	3301      	adds	r3, #1
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dfa:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005dfc:	4b30      	ldr	r3, [pc, #192]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	0a1b      	lsrs	r3, r3, #8
 8005e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e06:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10a      	bne.n	8005e24 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005e0e:	4b2c      	ldr	r3, [pc, #176]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005e1a:	2311      	movs	r3, #17
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	e001      	b.n	8005e24 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005e20:	2307      	movs	r3, #7
 8005e22:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	fb03 f202 	mul.w	r2, r3, r2
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e32:	61fb      	str	r3, [r7, #28]
 8005e34:	e03c      	b.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e3c:	d003      	beq.n	8005e46 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e44:	d134      	bne.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005e46:	4b1e      	ldr	r3, [pc, #120]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e52:	d12d      	bne.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005e54:	4b1a      	ldr	r3, [pc, #104]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d027      	beq.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005e60:	4b17      	ldr	r3, [pc, #92]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	091b      	lsrs	r3, r3, #4
 8005e66:	f003 0307 	and.w	r3, r3, #7
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e72:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005e74:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	0a1b      	lsrs	r3, r3, #8
 8005e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e7e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10a      	bne.n	8005e9c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005e86:	4b0e      	ldr	r3, [pc, #56]	; (8005ec0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d002      	beq.n	8005e98 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005e92:	2311      	movs	r3, #17
 8005e94:	617b      	str	r3, [r7, #20]
 8005e96:	e001      	b.n	8005e9c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005e98:	2307      	movs	r3, #7
 8005e9a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	fb03 f202 	mul.w	r2, r3, r2
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eaa:	61fb      	str	r3, [r7, #28]
 8005eac:	e000      	b.n	8005eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005eae:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005eb0:	69fb      	ldr	r3, [r7, #28]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3724      	adds	r7, #36	; 0x24
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	001fff68 	.word	0x001fff68

08005ec8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d06c      	beq.n	8005fb4 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7fb fc60 	bl	80017b4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	22ca      	movs	r2, #202	; 0xca
 8005f02:	625a      	str	r2, [r3, #36]	; 0x24
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2253      	movs	r2, #83	; 0x53
 8005f0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 fa49 	bl	80063a4 <RTC_EnterInitMode>
 8005f12:	4603      	mov	r3, r0
 8005f14:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d14b      	bne.n	8005fb4 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f2e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6899      	ldr	r1, [r3, #8]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	431a      	orrs	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	68d2      	ldr	r2, [r2, #12]
 8005f56:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6919      	ldr	r1, [r3, #16]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	041a      	lsls	r2, r3, #16
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 fa4d 	bl	800640c <RTC_ExitInitMode>
 8005f72:	4603      	mov	r3, r0
 8005f74:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d11b      	bne.n	8005fb4 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0203 	bic.w	r2, r2, #3
 8005f8a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	69da      	ldr	r2, [r3, #28]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	22ff      	movs	r2, #255	; 0xff
 8005faa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005fbe:	b590      	push	{r4, r7, lr}
 8005fc0:	b087      	sub	sp, #28
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	60f8      	str	r0, [r7, #12]
 8005fc6:	60b9      	str	r1, [r7, #8]
 8005fc8:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_RTC_SetTime+0x1a>
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	e08b      	b.n	80060f0 <HAL_RTC_SetTime+0x132>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	22ca      	movs	r2, #202	; 0xca
 8005fee:	625a      	str	r2, [r3, #36]	; 0x24
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2253      	movs	r2, #83	; 0x53
 8005ff6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 f9d3 	bl	80063a4 <RTC_EnterInitMode>
 8005ffe:	4603      	mov	r3, r0
 8006000:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006002:	7cfb      	ldrb	r3, [r7, #19]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d163      	bne.n	80060d0 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d126      	bne.n	800605c <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d102      	bne.n	8006022 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2200      	movs	r2, #0
 8006020:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	4618      	mov	r0, r3
 8006028:	f000 fa2e 	bl	8006488 <RTC_ByteToBcd2>
 800602c:	4603      	mov	r3, r0
 800602e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	785b      	ldrb	r3, [r3, #1]
 8006034:	4618      	mov	r0, r3
 8006036:	f000 fa27 	bl	8006488 <RTC_ByteToBcd2>
 800603a:	4603      	mov	r3, r0
 800603c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800603e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	789b      	ldrb	r3, [r3, #2]
 8006044:	4618      	mov	r0, r3
 8006046:	f000 fa1f 	bl	8006488 <RTC_ByteToBcd2>
 800604a:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800604c:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	78db      	ldrb	r3, [r3, #3]
 8006054:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	e018      	b.n	800608e <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006066:	2b00      	cmp	r3, #0
 8006068:	d102      	bne.n	8006070 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2200      	movs	r2, #0
 800606e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	785b      	ldrb	r3, [r3, #1]
 800607a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800607c:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006082:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	78db      	ldrb	r3, [r3, #3]
 8006088:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006098:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800609c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80060ac:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6899      	ldr	r1, [r3, #8]
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	431a      	orrs	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 f9a0 	bl	800640c <RTC_ExitInitMode>
 80060cc:	4603      	mov	r3, r0
 80060ce:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	22ff      	movs	r2, #255	; 0xff
 80060d6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80060d8:	7cfb      	ldrb	r3, [r7, #19]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d103      	bne.n	80060e6 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80060ee:	7cfb      	ldrb	r3, [r7, #19]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd90      	pop	{r4, r7, pc}

080060f8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006126:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800612a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	0c1b      	lsrs	r3, r3, #16
 8006130:	b2db      	uxtb	r3, r3
 8006132:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006136:	b2da      	uxtb	r2, r3
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	0a1b      	lsrs	r3, r3, #8
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006146:	b2da      	uxtb	r2, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	b2db      	uxtb	r3, r3
 8006150:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006154:	b2da      	uxtb	r2, r3
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	0d9b      	lsrs	r3, r3, #22
 800615e:	b2db      	uxtb	r3, r3
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	b2da      	uxtb	r2, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d11a      	bne.n	80061a6 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f000 f9a7 	bl	80064c8 <RTC_Bcd2ToByte>
 800617a:	4603      	mov	r3, r0
 800617c:	461a      	mov	r2, r3
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	785b      	ldrb	r3, [r3, #1]
 8006186:	4618      	mov	r0, r3
 8006188:	f000 f99e 	bl	80064c8 <RTC_Bcd2ToByte>
 800618c:	4603      	mov	r3, r0
 800618e:	461a      	mov	r2, r3
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	789b      	ldrb	r3, [r3, #2]
 8006198:	4618      	mov	r0, r3
 800619a:	f000 f995 	bl	80064c8 <RTC_Bcd2ToByte>
 800619e:	4603      	mov	r3, r0
 80061a0:	461a      	mov	r2, r3
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80061b0:	b590      	push	{r4, r7, lr}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d101      	bne.n	80061ca <HAL_RTC_SetDate+0x1a>
 80061c6:	2302      	movs	r3, #2
 80061c8:	e075      	b.n	80062b6 <HAL_RTC_SetDate+0x106>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2202      	movs	r2, #2
 80061d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10e      	bne.n	80061fe <HAL_RTC_SetDate+0x4e>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	785b      	ldrb	r3, [r3, #1]
 80061e4:	f003 0310 	and.w	r3, r3, #16
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	785b      	ldrb	r3, [r3, #1]
 80061f0:	f023 0310 	bic.w	r3, r3, #16
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	330a      	adds	r3, #10
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d11c      	bne.n	800623e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	78db      	ldrb	r3, [r3, #3]
 8006208:	4618      	mov	r0, r3
 800620a:	f000 f93d 	bl	8006488 <RTC_ByteToBcd2>
 800620e:	4603      	mov	r3, r0
 8006210:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	785b      	ldrb	r3, [r3, #1]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 f936 	bl	8006488 <RTC_ByteToBcd2>
 800621c:	4603      	mov	r3, r0
 800621e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006220:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	789b      	ldrb	r3, [r3, #2]
 8006226:	4618      	mov	r0, r3
 8006228:	f000 f92e 	bl	8006488 <RTC_ByteToBcd2>
 800622c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800622e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006238:	4313      	orrs	r3, r2
 800623a:	617b      	str	r3, [r7, #20]
 800623c:	e00e      	b.n	800625c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	78db      	ldrb	r3, [r3, #3]
 8006242:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	785b      	ldrb	r3, [r3, #1]
 8006248:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800624a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006250:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006258:	4313      	orrs	r3, r2
 800625a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	22ca      	movs	r2, #202	; 0xca
 8006262:	625a      	str	r2, [r3, #36]	; 0x24
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2253      	movs	r2, #83	; 0x53
 800626a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f899 	bl	80063a4 <RTC_EnterInitMode>
 8006272:	4603      	mov	r3, r0
 8006274:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006276:	7cfb      	ldrb	r3, [r7, #19]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10c      	bne.n	8006296 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006286:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800628a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f000 f8bd 	bl	800640c <RTC_ExitInitMode>
 8006292:	4603      	mov	r3, r0
 8006294:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	22ff      	movs	r2, #255	; 0xff
 800629c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800629e:	7cfb      	ldrb	r3, [r7, #19]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d103      	bne.n	80062ac <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80062b4:	7cfb      	ldrb	r3, [r7, #19]
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd90      	pop	{r4, r7, pc}

080062be <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b086      	sub	sp, #24
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	60f8      	str	r0, [r7, #12]
 80062c6:	60b9      	str	r1, [r7, #8]
 80062c8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80062d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062d8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	0a1b      	lsrs	r3, r3, #8
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 031f 	and.w	r3, r3, #31
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062fc:	b2da      	uxtb	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	0b5b      	lsrs	r3, r3, #13
 8006306:	b2db      	uxtb	r3, r3
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	b2da      	uxtb	r2, r3
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11a      	bne.n	800634e <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	78db      	ldrb	r3, [r3, #3]
 800631c:	4618      	mov	r0, r3
 800631e:	f000 f8d3 	bl	80064c8 <RTC_Bcd2ToByte>
 8006322:	4603      	mov	r3, r0
 8006324:	461a      	mov	r2, r3
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	785b      	ldrb	r3, [r3, #1]
 800632e:	4618      	mov	r0, r3
 8006330:	f000 f8ca 	bl	80064c8 <RTC_Bcd2ToByte>
 8006334:	4603      	mov	r3, r0
 8006336:	461a      	mov	r2, r3
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	789b      	ldrb	r3, [r3, #2]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 f8c1 	bl	80064c8 <RTC_Bcd2ToByte>
 8006346:	4603      	mov	r3, r0
 8006348:	461a      	mov	r2, r3
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68da      	ldr	r2, [r3, #12]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800636e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006370:	f7fc fd48 	bl	8002e04 <HAL_GetTick>
 8006374:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006376:	e009      	b.n	800638c <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006378:	f7fc fd44 	bl	8002e04 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006386:	d901      	bls.n	800638c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e007      	b.n	800639c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0ee      	beq.n	8006378 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d120      	bne.n	8006400 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063c6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80063c8:	f7fc fd1c 	bl	8002e04 <HAL_GetTick>
 80063cc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80063ce:	e00d      	b.n	80063ec <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80063d0:	f7fc fd18 	bl	8002e04 <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063de:	d905      	bls.n	80063ec <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2203      	movs	r2, #3
 80063e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <RTC_EnterInitMode+0x5c>
 80063fa:	7bfb      	ldrb	r3, [r7, #15]
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d1e7      	bne.n	80063d0 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006400:	7bfb      	ldrb	r3, [r7, #15]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
	...

0800640c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006418:	4b1a      	ldr	r3, [pc, #104]	; (8006484 <RTC_ExitInitMode+0x78>)
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4a19      	ldr	r2, [pc, #100]	; (8006484 <RTC_ExitInitMode+0x78>)
 800641e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006422:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006424:	4b17      	ldr	r3, [pc, #92]	; (8006484 <RTC_ExitInitMode+0x78>)
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 0320 	and.w	r3, r3, #32
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10c      	bne.n	800644a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f7ff ff91 	bl	8006358 <HAL_RTC_WaitForSynchro>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d01e      	beq.n	800647a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2203      	movs	r2, #3
 8006440:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	73fb      	strb	r3, [r7, #15]
 8006448:	e017      	b.n	800647a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800644a:	4b0e      	ldr	r3, [pc, #56]	; (8006484 <RTC_ExitInitMode+0x78>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	4a0d      	ldr	r2, [pc, #52]	; (8006484 <RTC_ExitInitMode+0x78>)
 8006450:	f023 0320 	bic.w	r3, r3, #32
 8006454:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff ff7e 	bl	8006358 <HAL_RTC_WaitForSynchro>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d005      	beq.n	800646e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2203      	movs	r2, #3
 8006466:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800646e:	4b05      	ldr	r3, [pc, #20]	; (8006484 <RTC_ExitInitMode+0x78>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	4a04      	ldr	r2, [pc, #16]	; (8006484 <RTC_ExitInitMode+0x78>)
 8006474:	f043 0320 	orr.w	r3, r3, #32
 8006478:	6093      	str	r3, [r2, #8]
  }

  return status;
 800647a:	7bfb      	ldrb	r3, [r7, #15]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40002800 	.word	0x40002800

08006488 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	4603      	mov	r3, r0
 8006490:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8006496:	79fb      	ldrb	r3, [r7, #7]
 8006498:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800649a:	e005      	b.n	80064a8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3301      	adds	r3, #1
 80064a0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80064a2:	7afb      	ldrb	r3, [r7, #11]
 80064a4:	3b0a      	subs	r3, #10
 80064a6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80064a8:	7afb      	ldrb	r3, [r7, #11]
 80064aa:	2b09      	cmp	r3, #9
 80064ac:	d8f6      	bhi.n	800649c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	7afb      	ldrb	r3, [r7, #11]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	b2db      	uxtb	r3, r3
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	091b      	lsrs	r3, r3, #4
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	461a      	mov	r2, r3
 80064da:	0092      	lsls	r2, r2, #2
 80064dc:	4413      	add	r3, r2
 80064de:	005b      	lsls	r3, r3, #1
 80064e0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80064e2:	79fb      	ldrb	r3, [r7, #7]
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	b2da      	uxtb	r2, r3
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
 80064ec:	4413      	add	r3, r2
 80064ee:	b2db      	uxtb	r3, r3
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b088      	sub	sp, #32
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e155      	b.n	80067ba <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fb fa20 	bl	8001968 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f959 	bl	80067e0 <SAI_Disable>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e140      	b.n	80067ba <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	2b02      	cmp	r3, #2
 8006546:	d00c      	beq.n	8006562 <HAL_SAI_Init+0x66>
 8006548:	2b02      	cmp	r3, #2
 800654a:	d80d      	bhi.n	8006568 <HAL_SAI_Init+0x6c>
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <HAL_SAI_Init+0x5a>
 8006550:	2b01      	cmp	r3, #1
 8006552:	d003      	beq.n	800655c <HAL_SAI_Init+0x60>
 8006554:	e008      	b.n	8006568 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	61fb      	str	r3, [r7, #28]
      break;
 800655a:	e008      	b.n	800656e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800655c:	2310      	movs	r3, #16
 800655e:	61fb      	str	r3, [r7, #28]
      break;
 8006560:	e005      	b.n	800656e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006562:	2320      	movs	r3, #32
 8006564:	61fb      	str	r3, [r7, #28]
      break;
 8006566:	e002      	b.n	800656e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8006568:	2300      	movs	r3, #0
 800656a:	61fb      	str	r3, [r7, #28]
      break;
 800656c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	2b03      	cmp	r3, #3
 8006574:	d81d      	bhi.n	80065b2 <HAL_SAI_Init+0xb6>
 8006576:	a201      	add	r2, pc, #4	; (adr r2, 800657c <HAL_SAI_Init+0x80>)
 8006578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657c:	0800658d 	.word	0x0800658d
 8006580:	08006593 	.word	0x08006593
 8006584:	0800659b 	.word	0x0800659b
 8006588:	080065a3 	.word	0x080065a3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800658c:	2300      	movs	r3, #0
 800658e:	617b      	str	r3, [r7, #20]
      break;
 8006590:	e012      	b.n	80065b8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8006592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006596:	617b      	str	r3, [r7, #20]
      break;
 8006598:	e00e      	b.n	80065b8 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800659a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800659e:	617b      	str	r3, [r7, #20]
      break;
 80065a0:	e00a      	b.n	80065b8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80065a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80065a6:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	f043 0301 	orr.w	r3, r3, #1
 80065ae:	61fb      	str	r3, [r7, #28]
      break;
 80065b0:	e002      	b.n	80065b8 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80065b2:	2300      	movs	r3, #0
 80065b4:	617b      	str	r3, [r7, #20]
      break;
 80065b6:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a81      	ldr	r2, [pc, #516]	; (80067c4 <HAL_SAI_Init+0x2c8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d004      	beq.n	80065cc <HAL_SAI_Init+0xd0>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a80      	ldr	r2, [pc, #512]	; (80067c8 <HAL_SAI_Init+0x2cc>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d103      	bne.n	80065d4 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80065cc:	4a7f      	ldr	r2, [pc, #508]	; (80067cc <HAL_SAI_Init+0x2d0>)
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e002      	b.n	80065da <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80065d4:	4a7e      	ldr	r2, [pc, #504]	; (80067d0 <HAL_SAI_Init+0x2d4>)
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	69db      	ldr	r3, [r3, #28]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d041      	beq.n	8006666 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a77      	ldr	r2, [pc, #476]	; (80067c4 <HAL_SAI_Init+0x2c8>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d004      	beq.n	80065f6 <HAL_SAI_Init+0xfa>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a75      	ldr	r2, [pc, #468]	; (80067c8 <HAL_SAI_Init+0x2cc>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d105      	bne.n	8006602 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80065f6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80065fa:	f7fe fc35 	bl	8004e68 <HAL_RCCEx_GetPeriphCLKFreq>
 80065fe:	6138      	str	r0, [r7, #16]
 8006600:	e004      	b.n	800660c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8006602:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006606:	f7fe fc2f 	bl	8004e68 <HAL_RCCEx_GetPeriphCLKFreq>
 800660a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	4613      	mov	r3, r2
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	4413      	add	r3, r2
 8006614:	005b      	lsls	r3, r3, #1
 8006616:	461a      	mov	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	025b      	lsls	r3, r3, #9
 800661e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006622:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4a6b      	ldr	r2, [pc, #428]	; (80067d4 <HAL_SAI_Init+0x2d8>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	08da      	lsrs	r2, r3, #3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8006632:	68f9      	ldr	r1, [r7, #12]
 8006634:	4b67      	ldr	r3, [pc, #412]	; (80067d4 <HAL_SAI_Init+0x2d8>)
 8006636:	fba3 2301 	umull	r2, r3, r3, r1
 800663a:	08da      	lsrs	r2, r3, #3
 800663c:	4613      	mov	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4413      	add	r3, r2
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	1aca      	subs	r2, r1, r3
 8006646:	2a08      	cmp	r2, #8
 8006648:	d904      	bls.n	8006654 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	1c5a      	adds	r2, r3, #1
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006658:	2b04      	cmp	r3, #4
 800665a:	d104      	bne.n	8006666 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	085a      	lsrs	r2, r3, #1
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <HAL_SAI_Init+0x17a>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b02      	cmp	r3, #2
 8006674:	d109      	bne.n	800668a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800667a:	2b01      	cmp	r3, #1
 800667c:	d101      	bne.n	8006682 <HAL_SAI_Init+0x186>
 800667e:	2300      	movs	r3, #0
 8006680:	e001      	b.n	8006686 <HAL_SAI_Init+0x18a>
 8006682:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006686:	61bb      	str	r3, [r7, #24]
 8006688:	e008      	b.n	800669c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800668e:	2b01      	cmp	r3, #1
 8006690:	d102      	bne.n	8006698 <HAL_SAI_Init+0x19c>
 8006692:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006696:	e000      	b.n	800669a <HAL_SAI_Init+0x19e>
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6819      	ldr	r1, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	4b4c      	ldr	r3, [pc, #304]	; (80067d8 <HAL_SAI_Init+0x2dc>)
 80066a8:	400b      	ands	r3, r1
 80066aa:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6819      	ldr	r1, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ba:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80066c0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	431a      	orrs	r2, r3
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80066d4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80066e0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	051b      	lsls	r3, r3, #20
 80066e8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	6812      	ldr	r2, [r2, #0]
 80066fc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006700:	f023 030f 	bic.w	r3, r3, #15
 8006704:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6859      	ldr	r1, [r3, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	699a      	ldr	r2, [r3, #24]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006714:	431a      	orrs	r2, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671a:	431a      	orrs	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6899      	ldr	r1, [r3, #8]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	4b2b      	ldr	r3, [pc, #172]	; (80067dc <HAL_SAI_Init+0x2e0>)
 8006730:	400b      	ands	r3, r1
 8006732:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	6899      	ldr	r1, [r3, #8]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006744:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800674a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8006750:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006756:	3b01      	subs	r3, #1
 8006758:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800675a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68d9      	ldr	r1, [r3, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006772:	400b      	ands	r3, r1
 8006774:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68d9      	ldr	r1, [r3, #12]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006784:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800678c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006792:	3b01      	subs	r3, #1
 8006794:	021b      	lsls	r3, r3, #8
 8006796:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	430a      	orrs	r2, r1
 800679e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3720      	adds	r7, #32
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	40015404 	.word	0x40015404
 80067c8:	40015424 	.word	0x40015424
 80067cc:	40015400 	.word	0x40015400
 80067d0:	40015800 	.word	0x40015800
 80067d4:	cccccccd 	.word	0xcccccccd
 80067d8:	ff05c010 	.word	0xff05c010
 80067dc:	fff88000 	.word	0xfff88000

080067e0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80067e8:	4b18      	ldr	r3, [pc, #96]	; (800684c <SAI_Disable+0x6c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a18      	ldr	r2, [pc, #96]	; (8006850 <SAI_Disable+0x70>)
 80067ee:	fba2 2303 	umull	r2, r3, r2, r3
 80067f2:	0b1b      	lsrs	r3, r3, #12
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80067f8:	2300      	movs	r3, #0
 80067fa:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800680a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10a      	bne.n	8006828 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006818:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	72fb      	strb	r3, [r7, #11]
      break;
 8006826:	e009      	b.n	800683c <SAI_Disable+0x5c>
    }
    count--;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3b01      	subs	r3, #1
 800682c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e7      	bne.n	800680c <SAI_Disable+0x2c>

  return status;
 800683c:	7afb      	ldrb	r3, [r7, #11]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	20000000 	.word	0x20000000
 8006850:	95cbec1b 	.word	0x95cbec1b

08006854 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d101      	bne.n	8006866 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e095      	b.n	8006992 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686a:	2b00      	cmp	r3, #0
 800686c:	d108      	bne.n	8006880 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006876:	d009      	beq.n	800688c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	61da      	str	r2, [r3, #28]
 800687e:	e005      	b.n	800688c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d106      	bne.n	80068ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7fb f914 	bl	8001ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2202      	movs	r2, #2
 80068b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068cc:	d902      	bls.n	80068d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068ce:	2300      	movs	r3, #0
 80068d0:	60fb      	str	r3, [r7, #12]
 80068d2:	e002      	b.n	80068da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80068e2:	d007      	beq.n	80068f4 <HAL_SPI_Init+0xa0>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068ec:	d002      	beq.n	80068f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	f003 0301 	and.w	r3, r3, #1
 8006918:	431a      	orrs	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800692c:	431a      	orrs	r2, r3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006936:	ea42 0103 	orr.w	r1, r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	0c1b      	lsrs	r3, r3, #16
 8006950:	f003 0204 	and.w	r2, r3, #4
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006958:	f003 0310 	and.w	r3, r3, #16
 800695c:	431a      	orrs	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006962:	f003 0308 	and.w	r3, r3, #8
 8006966:	431a      	orrs	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006970:	ea42 0103 	orr.w	r1, r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069a8:	b2db      	uxtb	r3, r3
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e040      	b.n	8006a4a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d106      	bne.n	80069de <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7fc f91b 	bl	8002c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2224      	movs	r2, #36	; 0x24
 80069e2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 0201 	bic.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f82d 	bl	8006a54 <UART_SetConfig>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d101      	bne.n	8006a04 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e022      	b.n	8006a4a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fad9 	bl	8006fc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a20:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689a      	ldr	r2, [r3, #8]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a30:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f042 0201 	orr.w	r2, r2, #1
 8006a40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fb60 	bl	8007108 <UART_CheckIdleState>
 8006a48:	4603      	mov	r3, r0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3708      	adds	r7, #8
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a58:	b08a      	sub	sp, #40	; 0x28
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	689a      	ldr	r2, [r3, #8]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	431a      	orrs	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	431a      	orrs	r2, r3
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	69db      	ldr	r3, [r3, #28]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	4ba4      	ldr	r3, [pc, #656]	; (8006d14 <UART_SetConfig+0x2c0>)
 8006a84:	4013      	ands	r3, r2
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	6812      	ldr	r2, [r2, #0]
 8006a8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a8c:	430b      	orrs	r3, r1
 8006a8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a99      	ldr	r2, [pc, #612]	; (8006d18 <UART_SetConfig+0x2c4>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d004      	beq.n	8006ac0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006abc:	4313      	orrs	r3, r2
 8006abe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a90      	ldr	r2, [pc, #576]	; (8006d1c <UART_SetConfig+0x2c8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d126      	bne.n	8006b2c <UART_SetConfig+0xd8>
 8006ade:	4b90      	ldr	r3, [pc, #576]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ae4:	f003 0303 	and.w	r3, r3, #3
 8006ae8:	2b03      	cmp	r3, #3
 8006aea:	d81b      	bhi.n	8006b24 <UART_SetConfig+0xd0>
 8006aec:	a201      	add	r2, pc, #4	; (adr r2, 8006af4 <UART_SetConfig+0xa0>)
 8006aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af2:	bf00      	nop
 8006af4:	08006b05 	.word	0x08006b05
 8006af8:	08006b15 	.word	0x08006b15
 8006afc:	08006b0d 	.word	0x08006b0d
 8006b00:	08006b1d 	.word	0x08006b1d
 8006b04:	2301      	movs	r3, #1
 8006b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b0a:	e116      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b12:	e112      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b14:	2304      	movs	r3, #4
 8006b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b1a:	e10e      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b1c:	2308      	movs	r3, #8
 8006b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b22:	e10a      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b24:	2310      	movs	r3, #16
 8006b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b2a:	e106      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a7c      	ldr	r2, [pc, #496]	; (8006d24 <UART_SetConfig+0x2d0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d138      	bne.n	8006ba8 <UART_SetConfig+0x154>
 8006b36:	4b7a      	ldr	r3, [pc, #488]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b3c:	f003 030c 	and.w	r3, r3, #12
 8006b40:	2b0c      	cmp	r3, #12
 8006b42:	d82d      	bhi.n	8006ba0 <UART_SetConfig+0x14c>
 8006b44:	a201      	add	r2, pc, #4	; (adr r2, 8006b4c <UART_SetConfig+0xf8>)
 8006b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b4a:	bf00      	nop
 8006b4c:	08006b81 	.word	0x08006b81
 8006b50:	08006ba1 	.word	0x08006ba1
 8006b54:	08006ba1 	.word	0x08006ba1
 8006b58:	08006ba1 	.word	0x08006ba1
 8006b5c:	08006b91 	.word	0x08006b91
 8006b60:	08006ba1 	.word	0x08006ba1
 8006b64:	08006ba1 	.word	0x08006ba1
 8006b68:	08006ba1 	.word	0x08006ba1
 8006b6c:	08006b89 	.word	0x08006b89
 8006b70:	08006ba1 	.word	0x08006ba1
 8006b74:	08006ba1 	.word	0x08006ba1
 8006b78:	08006ba1 	.word	0x08006ba1
 8006b7c:	08006b99 	.word	0x08006b99
 8006b80:	2300      	movs	r3, #0
 8006b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b86:	e0d8      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b8e:	e0d4      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b90:	2304      	movs	r3, #4
 8006b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b96:	e0d0      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006b98:	2308      	movs	r3, #8
 8006b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b9e:	e0cc      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ba6:	e0c8      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a5e      	ldr	r2, [pc, #376]	; (8006d28 <UART_SetConfig+0x2d4>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d125      	bne.n	8006bfe <UART_SetConfig+0x1aa>
 8006bb2:	4b5b      	ldr	r3, [pc, #364]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006bbc:	2b30      	cmp	r3, #48	; 0x30
 8006bbe:	d016      	beq.n	8006bee <UART_SetConfig+0x19a>
 8006bc0:	2b30      	cmp	r3, #48	; 0x30
 8006bc2:	d818      	bhi.n	8006bf6 <UART_SetConfig+0x1a2>
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d00a      	beq.n	8006bde <UART_SetConfig+0x18a>
 8006bc8:	2b20      	cmp	r3, #32
 8006bca:	d814      	bhi.n	8006bf6 <UART_SetConfig+0x1a2>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <UART_SetConfig+0x182>
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	d008      	beq.n	8006be6 <UART_SetConfig+0x192>
 8006bd4:	e00f      	b.n	8006bf6 <UART_SetConfig+0x1a2>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bdc:	e0ad      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006bde:	2302      	movs	r3, #2
 8006be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006be4:	e0a9      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006be6:	2304      	movs	r3, #4
 8006be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bec:	e0a5      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006bee:	2308      	movs	r3, #8
 8006bf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bf4:	e0a1      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006bf6:	2310      	movs	r3, #16
 8006bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bfc:	e09d      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a4a      	ldr	r2, [pc, #296]	; (8006d2c <UART_SetConfig+0x2d8>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d125      	bne.n	8006c54 <UART_SetConfig+0x200>
 8006c08:	4b45      	ldr	r3, [pc, #276]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006c12:	2bc0      	cmp	r3, #192	; 0xc0
 8006c14:	d016      	beq.n	8006c44 <UART_SetConfig+0x1f0>
 8006c16:	2bc0      	cmp	r3, #192	; 0xc0
 8006c18:	d818      	bhi.n	8006c4c <UART_SetConfig+0x1f8>
 8006c1a:	2b80      	cmp	r3, #128	; 0x80
 8006c1c:	d00a      	beq.n	8006c34 <UART_SetConfig+0x1e0>
 8006c1e:	2b80      	cmp	r3, #128	; 0x80
 8006c20:	d814      	bhi.n	8006c4c <UART_SetConfig+0x1f8>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d002      	beq.n	8006c2c <UART_SetConfig+0x1d8>
 8006c26:	2b40      	cmp	r3, #64	; 0x40
 8006c28:	d008      	beq.n	8006c3c <UART_SetConfig+0x1e8>
 8006c2a:	e00f      	b.n	8006c4c <UART_SetConfig+0x1f8>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c32:	e082      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c34:	2302      	movs	r3, #2
 8006c36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c3a:	e07e      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c3c:	2304      	movs	r3, #4
 8006c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c42:	e07a      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c44:	2308      	movs	r3, #8
 8006c46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c4a:	e076      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c4c:	2310      	movs	r3, #16
 8006c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c52:	e072      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a35      	ldr	r2, [pc, #212]	; (8006d30 <UART_SetConfig+0x2dc>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d12a      	bne.n	8006cb4 <UART_SetConfig+0x260>
 8006c5e:	4b30      	ldr	r3, [pc, #192]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c6c:	d01a      	beq.n	8006ca4 <UART_SetConfig+0x250>
 8006c6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c72:	d81b      	bhi.n	8006cac <UART_SetConfig+0x258>
 8006c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c78:	d00c      	beq.n	8006c94 <UART_SetConfig+0x240>
 8006c7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c7e:	d815      	bhi.n	8006cac <UART_SetConfig+0x258>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <UART_SetConfig+0x238>
 8006c84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c88:	d008      	beq.n	8006c9c <UART_SetConfig+0x248>
 8006c8a:	e00f      	b.n	8006cac <UART_SetConfig+0x258>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c92:	e052      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c94:	2302      	movs	r3, #2
 8006c96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c9a:	e04e      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ca2:	e04a      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006ca4:	2308      	movs	r3, #8
 8006ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006caa:	e046      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006cac:	2310      	movs	r3, #16
 8006cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006cb2:	e042      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a17      	ldr	r2, [pc, #92]	; (8006d18 <UART_SetConfig+0x2c4>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d13a      	bne.n	8006d34 <UART_SetConfig+0x2e0>
 8006cbe:	4b18      	ldr	r3, [pc, #96]	; (8006d20 <UART_SetConfig+0x2cc>)
 8006cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006cc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ccc:	d01a      	beq.n	8006d04 <UART_SetConfig+0x2b0>
 8006cce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006cd2:	d81b      	bhi.n	8006d0c <UART_SetConfig+0x2b8>
 8006cd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cd8:	d00c      	beq.n	8006cf4 <UART_SetConfig+0x2a0>
 8006cda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cde:	d815      	bhi.n	8006d0c <UART_SetConfig+0x2b8>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <UART_SetConfig+0x298>
 8006ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ce8:	d008      	beq.n	8006cfc <UART_SetConfig+0x2a8>
 8006cea:	e00f      	b.n	8006d0c <UART_SetConfig+0x2b8>
 8006cec:	2300      	movs	r3, #0
 8006cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006cf2:	e022      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006cfa:	e01e      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006cfc:	2304      	movs	r3, #4
 8006cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006d02:	e01a      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006d04:	2308      	movs	r3, #8
 8006d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006d0a:	e016      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006d0c:	2310      	movs	r3, #16
 8006d0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006d12:	e012      	b.n	8006d3a <UART_SetConfig+0x2e6>
 8006d14:	efff69f3 	.word	0xefff69f3
 8006d18:	40008000 	.word	0x40008000
 8006d1c:	40013800 	.word	0x40013800
 8006d20:	40021000 	.word	0x40021000
 8006d24:	40004400 	.word	0x40004400
 8006d28:	40004800 	.word	0x40004800
 8006d2c:	40004c00 	.word	0x40004c00
 8006d30:	40005000 	.word	0x40005000
 8006d34:	2310      	movs	r3, #16
 8006d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a9f      	ldr	r2, [pc, #636]	; (8006fbc <UART_SetConfig+0x568>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d17a      	bne.n	8006e3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d824      	bhi.n	8006d96 <UART_SetConfig+0x342>
 8006d4c:	a201      	add	r2, pc, #4	; (adr r2, 8006d54 <UART_SetConfig+0x300>)
 8006d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d52:	bf00      	nop
 8006d54:	08006d79 	.word	0x08006d79
 8006d58:	08006d97 	.word	0x08006d97
 8006d5c:	08006d81 	.word	0x08006d81
 8006d60:	08006d97 	.word	0x08006d97
 8006d64:	08006d87 	.word	0x08006d87
 8006d68:	08006d97 	.word	0x08006d97
 8006d6c:	08006d97 	.word	0x08006d97
 8006d70:	08006d97 	.word	0x08006d97
 8006d74:	08006d8f 	.word	0x08006d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d78:	f7fd fd00 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006d7c:	61f8      	str	r0, [r7, #28]
        break;
 8006d7e:	e010      	b.n	8006da2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d80:	4b8f      	ldr	r3, [pc, #572]	; (8006fc0 <UART_SetConfig+0x56c>)
 8006d82:	61fb      	str	r3, [r7, #28]
        break;
 8006d84:	e00d      	b.n	8006da2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d86:	f7fd fc61 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006d8a:	61f8      	str	r0, [r7, #28]
        break;
 8006d8c:	e009      	b.n	8006da2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d92:	61fb      	str	r3, [r7, #28]
        break;
 8006d94:	e005      	b.n	8006da2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006da0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 80fb 	beq.w	8006fa0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	4613      	mov	r3, r2
 8006db0:	005b      	lsls	r3, r3, #1
 8006db2:	4413      	add	r3, r2
 8006db4:	69fa      	ldr	r2, [r7, #28]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d305      	bcc.n	8006dc6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006dc0:	69fa      	ldr	r2, [r7, #28]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d903      	bls.n	8006dce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006dcc:	e0e8      	b.n	8006fa0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	461c      	mov	r4, r3
 8006dd4:	4615      	mov	r5, r2
 8006dd6:	f04f 0200 	mov.w	r2, #0
 8006dda:	f04f 0300 	mov.w	r3, #0
 8006dde:	022b      	lsls	r3, r5, #8
 8006de0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006de4:	0222      	lsls	r2, r4, #8
 8006de6:	68f9      	ldr	r1, [r7, #12]
 8006de8:	6849      	ldr	r1, [r1, #4]
 8006dea:	0849      	lsrs	r1, r1, #1
 8006dec:	2000      	movs	r0, #0
 8006dee:	4688      	mov	r8, r1
 8006df0:	4681      	mov	r9, r0
 8006df2:	eb12 0a08 	adds.w	sl, r2, r8
 8006df6:	eb43 0b09 	adc.w	fp, r3, r9
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	603b      	str	r3, [r7, #0]
 8006e02:	607a      	str	r2, [r7, #4]
 8006e04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e08:	4650      	mov	r0, sl
 8006e0a:	4659      	mov	r1, fp
 8006e0c:	f7f9 fd46 	bl	800089c <__aeabi_uldivmod>
 8006e10:	4602      	mov	r2, r0
 8006e12:	460b      	mov	r3, r1
 8006e14:	4613      	mov	r3, r2
 8006e16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e1e:	d308      	bcc.n	8006e32 <UART_SetConfig+0x3de>
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e26:	d204      	bcs.n	8006e32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	69ba      	ldr	r2, [r7, #24]
 8006e2e:	60da      	str	r2, [r3, #12]
 8006e30:	e0b6      	b.n	8006fa0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006e38:	e0b2      	b.n	8006fa0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e42:	d15e      	bne.n	8006f02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006e44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d828      	bhi.n	8006e9e <UART_SetConfig+0x44a>
 8006e4c:	a201      	add	r2, pc, #4	; (adr r2, 8006e54 <UART_SetConfig+0x400>)
 8006e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e52:	bf00      	nop
 8006e54:	08006e79 	.word	0x08006e79
 8006e58:	08006e81 	.word	0x08006e81
 8006e5c:	08006e89 	.word	0x08006e89
 8006e60:	08006e9f 	.word	0x08006e9f
 8006e64:	08006e8f 	.word	0x08006e8f
 8006e68:	08006e9f 	.word	0x08006e9f
 8006e6c:	08006e9f 	.word	0x08006e9f
 8006e70:	08006e9f 	.word	0x08006e9f
 8006e74:	08006e97 	.word	0x08006e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e78:	f7fd fc80 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006e7c:	61f8      	str	r0, [r7, #28]
        break;
 8006e7e:	e014      	b.n	8006eaa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e80:	f7fd fc92 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 8006e84:	61f8      	str	r0, [r7, #28]
        break;
 8006e86:	e010      	b.n	8006eaa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e88:	4b4d      	ldr	r3, [pc, #308]	; (8006fc0 <UART_SetConfig+0x56c>)
 8006e8a:	61fb      	str	r3, [r7, #28]
        break;
 8006e8c:	e00d      	b.n	8006eaa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e8e:	f7fd fbdd 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006e92:	61f8      	str	r0, [r7, #28]
        break;
 8006e94:	e009      	b.n	8006eaa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e9a:	61fb      	str	r3, [r7, #28]
        break;
 8006e9c:	e005      	b.n	8006eaa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006ea8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d077      	beq.n	8006fa0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	005a      	lsls	r2, r3, #1
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	085b      	lsrs	r3, r3, #1
 8006eba:	441a      	add	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	2b0f      	cmp	r3, #15
 8006eca:	d916      	bls.n	8006efa <UART_SetConfig+0x4a6>
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ed2:	d212      	bcs.n	8006efa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	f023 030f 	bic.w	r3, r3, #15
 8006edc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	085b      	lsrs	r3, r3, #1
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	f003 0307 	and.w	r3, r3, #7
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	8afb      	ldrh	r3, [r7, #22]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	8afa      	ldrh	r2, [r7, #22]
 8006ef6:	60da      	str	r2, [r3, #12]
 8006ef8:	e052      	b.n	8006fa0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006f00:	e04e      	b.n	8006fa0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f06:	2b08      	cmp	r3, #8
 8006f08:	d827      	bhi.n	8006f5a <UART_SetConfig+0x506>
 8006f0a:	a201      	add	r2, pc, #4	; (adr r2, 8006f10 <UART_SetConfig+0x4bc>)
 8006f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f10:	08006f35 	.word	0x08006f35
 8006f14:	08006f3d 	.word	0x08006f3d
 8006f18:	08006f45 	.word	0x08006f45
 8006f1c:	08006f5b 	.word	0x08006f5b
 8006f20:	08006f4b 	.word	0x08006f4b
 8006f24:	08006f5b 	.word	0x08006f5b
 8006f28:	08006f5b 	.word	0x08006f5b
 8006f2c:	08006f5b 	.word	0x08006f5b
 8006f30:	08006f53 	.word	0x08006f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f34:	f7fd fc22 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006f38:	61f8      	str	r0, [r7, #28]
        break;
 8006f3a:	e014      	b.n	8006f66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f3c:	f7fd fc34 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 8006f40:	61f8      	str	r0, [r7, #28]
        break;
 8006f42:	e010      	b.n	8006f66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f44:	4b1e      	ldr	r3, [pc, #120]	; (8006fc0 <UART_SetConfig+0x56c>)
 8006f46:	61fb      	str	r3, [r7, #28]
        break;
 8006f48:	e00d      	b.n	8006f66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f4a:	f7fd fb7f 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006f4e:	61f8      	str	r0, [r7, #28]
        break;
 8006f50:	e009      	b.n	8006f66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f56:	61fb      	str	r3, [r7, #28]
        break;
 8006f58:	e005      	b.n	8006f66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006f64:	bf00      	nop
    }

    if (pclk != 0U)
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d019      	beq.n	8006fa0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	085a      	lsrs	r2, r3, #1
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	441a      	add	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	2b0f      	cmp	r3, #15
 8006f84:	d909      	bls.n	8006f9a <UART_SetConfig+0x546>
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f8c:	d205      	bcs.n	8006f9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	60da      	str	r2, [r3, #12]
 8006f98:	e002      	b.n	8006fa0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006fac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3728      	adds	r7, #40	; 0x28
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fba:	bf00      	nop
 8006fbc:	40008000 	.word	0x40008000
 8006fc0:	00f42400 	.word	0x00f42400

08006fc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd0:	f003 0301 	and.w	r3, r3, #1
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00a      	beq.n	8006fee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00a      	beq.n	8007010 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00a      	beq.n	8007032 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	430a      	orrs	r2, r1
 8007030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00a      	beq.n	8007054 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007058:	f003 0310 	and.w	r3, r3, #16
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00a      	beq.n	8007076 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707a:	f003 0320 	and.w	r3, r3, #32
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	430a      	orrs	r2, r1
 8007096:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d01a      	beq.n	80070da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070c2:	d10a      	bne.n	80070da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00a      	beq.n	80070fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	430a      	orrs	r2, r1
 80070fa:	605a      	str	r2, [r3, #4]
  }
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af02      	add	r7, sp, #8
 800710e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007118:	f7fb fe74 	bl	8002e04 <HAL_GetTick>
 800711c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	2b08      	cmp	r3, #8
 800712a:	d10e      	bne.n	800714a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800712c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f82d 	bl	800719a <UART_WaitOnFlagUntilTimeout>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d001      	beq.n	800714a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e023      	b.n	8007192 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0304 	and.w	r3, r3, #4
 8007154:	2b04      	cmp	r3, #4
 8007156:	d10e      	bne.n	8007176 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007158:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f817 	bl	800719a <UART_WaitOnFlagUntilTimeout>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e00d      	b.n	8007192 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2220      	movs	r2, #32
 800717a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b09c      	sub	sp, #112	; 0x70
 800719e:	af00      	add	r7, sp, #0
 80071a0:	60f8      	str	r0, [r7, #12]
 80071a2:	60b9      	str	r1, [r7, #8]
 80071a4:	603b      	str	r3, [r7, #0]
 80071a6:	4613      	mov	r3, r2
 80071a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071aa:	e0a5      	b.n	80072f8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071b2:	f000 80a1 	beq.w	80072f8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b6:	f7fb fe25 	bl	8002e04 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d302      	bcc.n	80071cc <UART_WaitOnFlagUntilTimeout+0x32>
 80071c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d13e      	bne.n	800724a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071d4:	e853 3f00 	ldrex	r3, [r3]
 80071d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80071da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80071e0:	667b      	str	r3, [r7, #100]	; 0x64
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071ec:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80071f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80071f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1e6      	bne.n	80071cc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3308      	adds	r3, #8
 8007204:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007208:	e853 3f00 	ldrex	r3, [r3]
 800720c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800720e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007210:	f023 0301 	bic.w	r3, r3, #1
 8007214:	663b      	str	r3, [r7, #96]	; 0x60
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3308      	adds	r3, #8
 800721c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800721e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007220:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007222:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007224:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800722c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1e5      	bne.n	80071fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2220      	movs	r2, #32
 8007236:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2220      	movs	r2, #32
 800723c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e067      	b.n	800731a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b00      	cmp	r3, #0
 8007256:	d04f      	beq.n	80072f8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69db      	ldr	r3, [r3, #28]
 800725e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007262:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007266:	d147      	bne.n	80072f8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007270:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007282:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007286:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	461a      	mov	r2, r3
 800728e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007290:	637b      	str	r3, [r7, #52]	; 0x34
 8007292:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007298:	e841 2300 	strex	r3, r2, [r1]
 800729c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800729e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1e6      	bne.n	8007272 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3308      	adds	r3, #8
 80072aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	e853 3f00 	ldrex	r3, [r3]
 80072b2:	613b      	str	r3, [r7, #16]
   return(result);
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	f023 0301 	bic.w	r3, r3, #1
 80072ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3308      	adds	r3, #8
 80072c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80072c4:	623a      	str	r2, [r7, #32]
 80072c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c8:	69f9      	ldr	r1, [r7, #28]
 80072ca:	6a3a      	ldr	r2, [r7, #32]
 80072cc:	e841 2300 	strex	r3, r2, [r1]
 80072d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1e5      	bne.n	80072a4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2220      	movs	r2, #32
 80072dc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2220      	movs	r2, #32
 80072e2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2220      	movs	r2, #32
 80072e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80072f4:	2303      	movs	r3, #3
 80072f6:	e010      	b.n	800731a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	69da      	ldr	r2, [r3, #28]
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	4013      	ands	r3, r2
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	429a      	cmp	r2, r3
 8007306:	bf0c      	ite	eq
 8007308:	2301      	moveq	r3, #1
 800730a:	2300      	movne	r3, #0
 800730c:	b2db      	uxtb	r3, r3
 800730e:	461a      	mov	r2, r3
 8007310:	79fb      	ldrb	r3, [r7, #7]
 8007312:	429a      	cmp	r2, r3
 8007314:	f43f af4a 	beq.w	80071ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3770      	adds	r7, #112	; 0x70
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <__errno>:
 8007324:	4b01      	ldr	r3, [pc, #4]	; (800732c <__errno+0x8>)
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	2000000c 	.word	0x2000000c

08007330 <__libc_init_array>:
 8007330:	b570      	push	{r4, r5, r6, lr}
 8007332:	4d0d      	ldr	r5, [pc, #52]	; (8007368 <__libc_init_array+0x38>)
 8007334:	4c0d      	ldr	r4, [pc, #52]	; (800736c <__libc_init_array+0x3c>)
 8007336:	1b64      	subs	r4, r4, r5
 8007338:	10a4      	asrs	r4, r4, #2
 800733a:	2600      	movs	r6, #0
 800733c:	42a6      	cmp	r6, r4
 800733e:	d109      	bne.n	8007354 <__libc_init_array+0x24>
 8007340:	4d0b      	ldr	r5, [pc, #44]	; (8007370 <__libc_init_array+0x40>)
 8007342:	4c0c      	ldr	r4, [pc, #48]	; (8007374 <__libc_init_array+0x44>)
 8007344:	f000 fce2 	bl	8007d0c <_init>
 8007348:	1b64      	subs	r4, r4, r5
 800734a:	10a4      	asrs	r4, r4, #2
 800734c:	2600      	movs	r6, #0
 800734e:	42a6      	cmp	r6, r4
 8007350:	d105      	bne.n	800735e <__libc_init_array+0x2e>
 8007352:	bd70      	pop	{r4, r5, r6, pc}
 8007354:	f855 3b04 	ldr.w	r3, [r5], #4
 8007358:	4798      	blx	r3
 800735a:	3601      	adds	r6, #1
 800735c:	e7ee      	b.n	800733c <__libc_init_array+0xc>
 800735e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007362:	4798      	blx	r3
 8007364:	3601      	adds	r6, #1
 8007366:	e7f2      	b.n	800734e <__libc_init_array+0x1e>
 8007368:	08007e30 	.word	0x08007e30
 800736c:	08007e30 	.word	0x08007e30
 8007370:	08007e30 	.word	0x08007e30
 8007374:	08007e34 	.word	0x08007e34

08007378 <memset>:
 8007378:	4402      	add	r2, r0
 800737a:	4603      	mov	r3, r0
 800737c:	4293      	cmp	r3, r2
 800737e:	d100      	bne.n	8007382 <memset+0xa>
 8007380:	4770      	bx	lr
 8007382:	f803 1b01 	strb.w	r1, [r3], #1
 8007386:	e7f9      	b.n	800737c <memset+0x4>

08007388 <modff>:
 8007388:	b538      	push	{r3, r4, r5, lr}
 800738a:	ee10 4a10 	vmov	r4, s0
 800738e:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8007392:	3b7f      	subs	r3, #127	; 0x7f
 8007394:	2b16      	cmp	r3, #22
 8007396:	ed2d 8b02 	vpush	{d8}
 800739a:	4605      	mov	r5, r0
 800739c:	eeb0 8a40 	vmov.f32	s16, s0
 80073a0:	dc1d      	bgt.n	80073de <modff+0x56>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	da07      	bge.n	80073b6 <modff+0x2e>
 80073a6:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
 80073aa:	6004      	str	r4, [r0, #0]
 80073ac:	eeb0 0a48 	vmov.f32	s0, s16
 80073b0:	ecbd 8b02 	vpop	{d8}
 80073b4:	bd38      	pop	{r3, r4, r5, pc}
 80073b6:	4a0f      	ldr	r2, [pc, #60]	; (80073f4 <modff+0x6c>)
 80073b8:	fa42 f303 	asr.w	r3, r2, r3
 80073bc:	421c      	tst	r4, r3
 80073be:	d106      	bne.n	80073ce <modff+0x46>
 80073c0:	ed85 0a00 	vstr	s0, [r5]
 80073c4:	f004 4300 	and.w	r3, r4, #2147483648	; 0x80000000
 80073c8:	ee08 3a10 	vmov	s16, r3
 80073cc:	e7ee      	b.n	80073ac <modff+0x24>
 80073ce:	ea24 0403 	bic.w	r4, r4, r3
 80073d2:	ee07 4a90 	vmov	s15, r4
 80073d6:	6004      	str	r4, [r0, #0]
 80073d8:	ee30 8a67 	vsub.f32	s16, s0, s15
 80073dc:	e7e6      	b.n	80073ac <modff+0x24>
 80073de:	ed80 0a00 	vstr	s0, [r0]
 80073e2:	f000 fb19 	bl	8007a18 <__fpclassifyf>
 80073e6:	2800      	cmp	r0, #0
 80073e8:	d1ec      	bne.n	80073c4 <modff+0x3c>
 80073ea:	ee38 8a08 	vadd.f32	s16, s16, s16
 80073ee:	ed85 8a00 	vstr	s16, [r5]
 80073f2:	e7db      	b.n	80073ac <modff+0x24>
 80073f4:	007fffff 	.word	0x007fffff

080073f8 <siprintf>:
 80073f8:	b40e      	push	{r1, r2, r3}
 80073fa:	b500      	push	{lr}
 80073fc:	b09c      	sub	sp, #112	; 0x70
 80073fe:	ab1d      	add	r3, sp, #116	; 0x74
 8007400:	9002      	str	r0, [sp, #8]
 8007402:	9006      	str	r0, [sp, #24]
 8007404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007408:	4809      	ldr	r0, [pc, #36]	; (8007430 <siprintf+0x38>)
 800740a:	9107      	str	r1, [sp, #28]
 800740c:	9104      	str	r1, [sp, #16]
 800740e:	4909      	ldr	r1, [pc, #36]	; (8007434 <siprintf+0x3c>)
 8007410:	f853 2b04 	ldr.w	r2, [r3], #4
 8007414:	9105      	str	r1, [sp, #20]
 8007416:	6800      	ldr	r0, [r0, #0]
 8007418:	9301      	str	r3, [sp, #4]
 800741a:	a902      	add	r1, sp, #8
 800741c:	f000 f868 	bl	80074f0 <_svfiprintf_r>
 8007420:	9b02      	ldr	r3, [sp, #8]
 8007422:	2200      	movs	r2, #0
 8007424:	701a      	strb	r2, [r3, #0]
 8007426:	b01c      	add	sp, #112	; 0x70
 8007428:	f85d eb04 	ldr.w	lr, [sp], #4
 800742c:	b003      	add	sp, #12
 800742e:	4770      	bx	lr
 8007430:	2000000c 	.word	0x2000000c
 8007434:	ffff0208 	.word	0xffff0208

08007438 <__ssputs_r>:
 8007438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800743c:	688e      	ldr	r6, [r1, #8]
 800743e:	429e      	cmp	r6, r3
 8007440:	4682      	mov	sl, r0
 8007442:	460c      	mov	r4, r1
 8007444:	4690      	mov	r8, r2
 8007446:	461f      	mov	r7, r3
 8007448:	d838      	bhi.n	80074bc <__ssputs_r+0x84>
 800744a:	898a      	ldrh	r2, [r1, #12]
 800744c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007450:	d032      	beq.n	80074b8 <__ssputs_r+0x80>
 8007452:	6825      	ldr	r5, [r4, #0]
 8007454:	6909      	ldr	r1, [r1, #16]
 8007456:	eba5 0901 	sub.w	r9, r5, r1
 800745a:	6965      	ldr	r5, [r4, #20]
 800745c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007464:	3301      	adds	r3, #1
 8007466:	444b      	add	r3, r9
 8007468:	106d      	asrs	r5, r5, #1
 800746a:	429d      	cmp	r5, r3
 800746c:	bf38      	it	cc
 800746e:	461d      	movcc	r5, r3
 8007470:	0553      	lsls	r3, r2, #21
 8007472:	d531      	bpl.n	80074d8 <__ssputs_r+0xa0>
 8007474:	4629      	mov	r1, r5
 8007476:	f000 fb7f 	bl	8007b78 <_malloc_r>
 800747a:	4606      	mov	r6, r0
 800747c:	b950      	cbnz	r0, 8007494 <__ssputs_r+0x5c>
 800747e:	230c      	movs	r3, #12
 8007480:	f8ca 3000 	str.w	r3, [sl]
 8007484:	89a3      	ldrh	r3, [r4, #12]
 8007486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800748a:	81a3      	strh	r3, [r4, #12]
 800748c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007494:	6921      	ldr	r1, [r4, #16]
 8007496:	464a      	mov	r2, r9
 8007498:	f000 fada 	bl	8007a50 <memcpy>
 800749c:	89a3      	ldrh	r3, [r4, #12]
 800749e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074a6:	81a3      	strh	r3, [r4, #12]
 80074a8:	6126      	str	r6, [r4, #16]
 80074aa:	6165      	str	r5, [r4, #20]
 80074ac:	444e      	add	r6, r9
 80074ae:	eba5 0509 	sub.w	r5, r5, r9
 80074b2:	6026      	str	r6, [r4, #0]
 80074b4:	60a5      	str	r5, [r4, #8]
 80074b6:	463e      	mov	r6, r7
 80074b8:	42be      	cmp	r6, r7
 80074ba:	d900      	bls.n	80074be <__ssputs_r+0x86>
 80074bc:	463e      	mov	r6, r7
 80074be:	6820      	ldr	r0, [r4, #0]
 80074c0:	4632      	mov	r2, r6
 80074c2:	4641      	mov	r1, r8
 80074c4:	f000 fad2 	bl	8007a6c <memmove>
 80074c8:	68a3      	ldr	r3, [r4, #8]
 80074ca:	1b9b      	subs	r3, r3, r6
 80074cc:	60a3      	str	r3, [r4, #8]
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	4433      	add	r3, r6
 80074d2:	6023      	str	r3, [r4, #0]
 80074d4:	2000      	movs	r0, #0
 80074d6:	e7db      	b.n	8007490 <__ssputs_r+0x58>
 80074d8:	462a      	mov	r2, r5
 80074da:	f000 fbc1 	bl	8007c60 <_realloc_r>
 80074de:	4606      	mov	r6, r0
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d1e1      	bne.n	80074a8 <__ssputs_r+0x70>
 80074e4:	6921      	ldr	r1, [r4, #16]
 80074e6:	4650      	mov	r0, sl
 80074e8:	f000 fada 	bl	8007aa0 <_free_r>
 80074ec:	e7c7      	b.n	800747e <__ssputs_r+0x46>
	...

080074f0 <_svfiprintf_r>:
 80074f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f4:	4698      	mov	r8, r3
 80074f6:	898b      	ldrh	r3, [r1, #12]
 80074f8:	061b      	lsls	r3, r3, #24
 80074fa:	b09d      	sub	sp, #116	; 0x74
 80074fc:	4607      	mov	r7, r0
 80074fe:	460d      	mov	r5, r1
 8007500:	4614      	mov	r4, r2
 8007502:	d50e      	bpl.n	8007522 <_svfiprintf_r+0x32>
 8007504:	690b      	ldr	r3, [r1, #16]
 8007506:	b963      	cbnz	r3, 8007522 <_svfiprintf_r+0x32>
 8007508:	2140      	movs	r1, #64	; 0x40
 800750a:	f000 fb35 	bl	8007b78 <_malloc_r>
 800750e:	6028      	str	r0, [r5, #0]
 8007510:	6128      	str	r0, [r5, #16]
 8007512:	b920      	cbnz	r0, 800751e <_svfiprintf_r+0x2e>
 8007514:	230c      	movs	r3, #12
 8007516:	603b      	str	r3, [r7, #0]
 8007518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800751c:	e0d1      	b.n	80076c2 <_svfiprintf_r+0x1d2>
 800751e:	2340      	movs	r3, #64	; 0x40
 8007520:	616b      	str	r3, [r5, #20]
 8007522:	2300      	movs	r3, #0
 8007524:	9309      	str	r3, [sp, #36]	; 0x24
 8007526:	2320      	movs	r3, #32
 8007528:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800752c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007530:	2330      	movs	r3, #48	; 0x30
 8007532:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80076dc <_svfiprintf_r+0x1ec>
 8007536:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800753a:	f04f 0901 	mov.w	r9, #1
 800753e:	4623      	mov	r3, r4
 8007540:	469a      	mov	sl, r3
 8007542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007546:	b10a      	cbz	r2, 800754c <_svfiprintf_r+0x5c>
 8007548:	2a25      	cmp	r2, #37	; 0x25
 800754a:	d1f9      	bne.n	8007540 <_svfiprintf_r+0x50>
 800754c:	ebba 0b04 	subs.w	fp, sl, r4
 8007550:	d00b      	beq.n	800756a <_svfiprintf_r+0x7a>
 8007552:	465b      	mov	r3, fp
 8007554:	4622      	mov	r2, r4
 8007556:	4629      	mov	r1, r5
 8007558:	4638      	mov	r0, r7
 800755a:	f7ff ff6d 	bl	8007438 <__ssputs_r>
 800755e:	3001      	adds	r0, #1
 8007560:	f000 80aa 	beq.w	80076b8 <_svfiprintf_r+0x1c8>
 8007564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007566:	445a      	add	r2, fp
 8007568:	9209      	str	r2, [sp, #36]	; 0x24
 800756a:	f89a 3000 	ldrb.w	r3, [sl]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f000 80a2 	beq.w	80076b8 <_svfiprintf_r+0x1c8>
 8007574:	2300      	movs	r3, #0
 8007576:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800757a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800757e:	f10a 0a01 	add.w	sl, sl, #1
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	9307      	str	r3, [sp, #28]
 8007586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800758a:	931a      	str	r3, [sp, #104]	; 0x68
 800758c:	4654      	mov	r4, sl
 800758e:	2205      	movs	r2, #5
 8007590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007594:	4851      	ldr	r0, [pc, #324]	; (80076dc <_svfiprintf_r+0x1ec>)
 8007596:	f7f8 fe23 	bl	80001e0 <memchr>
 800759a:	9a04      	ldr	r2, [sp, #16]
 800759c:	b9d8      	cbnz	r0, 80075d6 <_svfiprintf_r+0xe6>
 800759e:	06d0      	lsls	r0, r2, #27
 80075a0:	bf44      	itt	mi
 80075a2:	2320      	movmi	r3, #32
 80075a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075a8:	0711      	lsls	r1, r2, #28
 80075aa:	bf44      	itt	mi
 80075ac:	232b      	movmi	r3, #43	; 0x2b
 80075ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075b2:	f89a 3000 	ldrb.w	r3, [sl]
 80075b6:	2b2a      	cmp	r3, #42	; 0x2a
 80075b8:	d015      	beq.n	80075e6 <_svfiprintf_r+0xf6>
 80075ba:	9a07      	ldr	r2, [sp, #28]
 80075bc:	4654      	mov	r4, sl
 80075be:	2000      	movs	r0, #0
 80075c0:	f04f 0c0a 	mov.w	ip, #10
 80075c4:	4621      	mov	r1, r4
 80075c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075ca:	3b30      	subs	r3, #48	; 0x30
 80075cc:	2b09      	cmp	r3, #9
 80075ce:	d94e      	bls.n	800766e <_svfiprintf_r+0x17e>
 80075d0:	b1b0      	cbz	r0, 8007600 <_svfiprintf_r+0x110>
 80075d2:	9207      	str	r2, [sp, #28]
 80075d4:	e014      	b.n	8007600 <_svfiprintf_r+0x110>
 80075d6:	eba0 0308 	sub.w	r3, r0, r8
 80075da:	fa09 f303 	lsl.w	r3, r9, r3
 80075de:	4313      	orrs	r3, r2
 80075e0:	9304      	str	r3, [sp, #16]
 80075e2:	46a2      	mov	sl, r4
 80075e4:	e7d2      	b.n	800758c <_svfiprintf_r+0x9c>
 80075e6:	9b03      	ldr	r3, [sp, #12]
 80075e8:	1d19      	adds	r1, r3, #4
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	9103      	str	r1, [sp, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	bfbb      	ittet	lt
 80075f2:	425b      	neglt	r3, r3
 80075f4:	f042 0202 	orrlt.w	r2, r2, #2
 80075f8:	9307      	strge	r3, [sp, #28]
 80075fa:	9307      	strlt	r3, [sp, #28]
 80075fc:	bfb8      	it	lt
 80075fe:	9204      	strlt	r2, [sp, #16]
 8007600:	7823      	ldrb	r3, [r4, #0]
 8007602:	2b2e      	cmp	r3, #46	; 0x2e
 8007604:	d10c      	bne.n	8007620 <_svfiprintf_r+0x130>
 8007606:	7863      	ldrb	r3, [r4, #1]
 8007608:	2b2a      	cmp	r3, #42	; 0x2a
 800760a:	d135      	bne.n	8007678 <_svfiprintf_r+0x188>
 800760c:	9b03      	ldr	r3, [sp, #12]
 800760e:	1d1a      	adds	r2, r3, #4
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	9203      	str	r2, [sp, #12]
 8007614:	2b00      	cmp	r3, #0
 8007616:	bfb8      	it	lt
 8007618:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800761c:	3402      	adds	r4, #2
 800761e:	9305      	str	r3, [sp, #20]
 8007620:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80076ec <_svfiprintf_r+0x1fc>
 8007624:	7821      	ldrb	r1, [r4, #0]
 8007626:	2203      	movs	r2, #3
 8007628:	4650      	mov	r0, sl
 800762a:	f7f8 fdd9 	bl	80001e0 <memchr>
 800762e:	b140      	cbz	r0, 8007642 <_svfiprintf_r+0x152>
 8007630:	2340      	movs	r3, #64	; 0x40
 8007632:	eba0 000a 	sub.w	r0, r0, sl
 8007636:	fa03 f000 	lsl.w	r0, r3, r0
 800763a:	9b04      	ldr	r3, [sp, #16]
 800763c:	4303      	orrs	r3, r0
 800763e:	3401      	adds	r4, #1
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007646:	4826      	ldr	r0, [pc, #152]	; (80076e0 <_svfiprintf_r+0x1f0>)
 8007648:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800764c:	2206      	movs	r2, #6
 800764e:	f7f8 fdc7 	bl	80001e0 <memchr>
 8007652:	2800      	cmp	r0, #0
 8007654:	d038      	beq.n	80076c8 <_svfiprintf_r+0x1d8>
 8007656:	4b23      	ldr	r3, [pc, #140]	; (80076e4 <_svfiprintf_r+0x1f4>)
 8007658:	bb1b      	cbnz	r3, 80076a2 <_svfiprintf_r+0x1b2>
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	3307      	adds	r3, #7
 800765e:	f023 0307 	bic.w	r3, r3, #7
 8007662:	3308      	adds	r3, #8
 8007664:	9303      	str	r3, [sp, #12]
 8007666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007668:	4433      	add	r3, r6
 800766a:	9309      	str	r3, [sp, #36]	; 0x24
 800766c:	e767      	b.n	800753e <_svfiprintf_r+0x4e>
 800766e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007672:	460c      	mov	r4, r1
 8007674:	2001      	movs	r0, #1
 8007676:	e7a5      	b.n	80075c4 <_svfiprintf_r+0xd4>
 8007678:	2300      	movs	r3, #0
 800767a:	3401      	adds	r4, #1
 800767c:	9305      	str	r3, [sp, #20]
 800767e:	4619      	mov	r1, r3
 8007680:	f04f 0c0a 	mov.w	ip, #10
 8007684:	4620      	mov	r0, r4
 8007686:	f810 2b01 	ldrb.w	r2, [r0], #1
 800768a:	3a30      	subs	r2, #48	; 0x30
 800768c:	2a09      	cmp	r2, #9
 800768e:	d903      	bls.n	8007698 <_svfiprintf_r+0x1a8>
 8007690:	2b00      	cmp	r3, #0
 8007692:	d0c5      	beq.n	8007620 <_svfiprintf_r+0x130>
 8007694:	9105      	str	r1, [sp, #20]
 8007696:	e7c3      	b.n	8007620 <_svfiprintf_r+0x130>
 8007698:	fb0c 2101 	mla	r1, ip, r1, r2
 800769c:	4604      	mov	r4, r0
 800769e:	2301      	movs	r3, #1
 80076a0:	e7f0      	b.n	8007684 <_svfiprintf_r+0x194>
 80076a2:	ab03      	add	r3, sp, #12
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	462a      	mov	r2, r5
 80076a8:	4b0f      	ldr	r3, [pc, #60]	; (80076e8 <_svfiprintf_r+0x1f8>)
 80076aa:	a904      	add	r1, sp, #16
 80076ac:	4638      	mov	r0, r7
 80076ae:	f3af 8000 	nop.w
 80076b2:	1c42      	adds	r2, r0, #1
 80076b4:	4606      	mov	r6, r0
 80076b6:	d1d6      	bne.n	8007666 <_svfiprintf_r+0x176>
 80076b8:	89ab      	ldrh	r3, [r5, #12]
 80076ba:	065b      	lsls	r3, r3, #25
 80076bc:	f53f af2c 	bmi.w	8007518 <_svfiprintf_r+0x28>
 80076c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076c2:	b01d      	add	sp, #116	; 0x74
 80076c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c8:	ab03      	add	r3, sp, #12
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	462a      	mov	r2, r5
 80076ce:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <_svfiprintf_r+0x1f8>)
 80076d0:	a904      	add	r1, sp, #16
 80076d2:	4638      	mov	r0, r7
 80076d4:	f000 f87a 	bl	80077cc <_printf_i>
 80076d8:	e7eb      	b.n	80076b2 <_svfiprintf_r+0x1c2>
 80076da:	bf00      	nop
 80076dc:	08007df4 	.word	0x08007df4
 80076e0:	08007dfe 	.word	0x08007dfe
 80076e4:	00000000 	.word	0x00000000
 80076e8:	08007439 	.word	0x08007439
 80076ec:	08007dfa 	.word	0x08007dfa

080076f0 <_printf_common>:
 80076f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f4:	4616      	mov	r6, r2
 80076f6:	4699      	mov	r9, r3
 80076f8:	688a      	ldr	r2, [r1, #8]
 80076fa:	690b      	ldr	r3, [r1, #16]
 80076fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007700:	4293      	cmp	r3, r2
 8007702:	bfb8      	it	lt
 8007704:	4613      	movlt	r3, r2
 8007706:	6033      	str	r3, [r6, #0]
 8007708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800770c:	4607      	mov	r7, r0
 800770e:	460c      	mov	r4, r1
 8007710:	b10a      	cbz	r2, 8007716 <_printf_common+0x26>
 8007712:	3301      	adds	r3, #1
 8007714:	6033      	str	r3, [r6, #0]
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	0699      	lsls	r1, r3, #26
 800771a:	bf42      	ittt	mi
 800771c:	6833      	ldrmi	r3, [r6, #0]
 800771e:	3302      	addmi	r3, #2
 8007720:	6033      	strmi	r3, [r6, #0]
 8007722:	6825      	ldr	r5, [r4, #0]
 8007724:	f015 0506 	ands.w	r5, r5, #6
 8007728:	d106      	bne.n	8007738 <_printf_common+0x48>
 800772a:	f104 0a19 	add.w	sl, r4, #25
 800772e:	68e3      	ldr	r3, [r4, #12]
 8007730:	6832      	ldr	r2, [r6, #0]
 8007732:	1a9b      	subs	r3, r3, r2
 8007734:	42ab      	cmp	r3, r5
 8007736:	dc26      	bgt.n	8007786 <_printf_common+0x96>
 8007738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800773c:	1e13      	subs	r3, r2, #0
 800773e:	6822      	ldr	r2, [r4, #0]
 8007740:	bf18      	it	ne
 8007742:	2301      	movne	r3, #1
 8007744:	0692      	lsls	r2, r2, #26
 8007746:	d42b      	bmi.n	80077a0 <_printf_common+0xb0>
 8007748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800774c:	4649      	mov	r1, r9
 800774e:	4638      	mov	r0, r7
 8007750:	47c0      	blx	r8
 8007752:	3001      	adds	r0, #1
 8007754:	d01e      	beq.n	8007794 <_printf_common+0xa4>
 8007756:	6823      	ldr	r3, [r4, #0]
 8007758:	68e5      	ldr	r5, [r4, #12]
 800775a:	6832      	ldr	r2, [r6, #0]
 800775c:	f003 0306 	and.w	r3, r3, #6
 8007760:	2b04      	cmp	r3, #4
 8007762:	bf08      	it	eq
 8007764:	1aad      	subeq	r5, r5, r2
 8007766:	68a3      	ldr	r3, [r4, #8]
 8007768:	6922      	ldr	r2, [r4, #16]
 800776a:	bf0c      	ite	eq
 800776c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007770:	2500      	movne	r5, #0
 8007772:	4293      	cmp	r3, r2
 8007774:	bfc4      	itt	gt
 8007776:	1a9b      	subgt	r3, r3, r2
 8007778:	18ed      	addgt	r5, r5, r3
 800777a:	2600      	movs	r6, #0
 800777c:	341a      	adds	r4, #26
 800777e:	42b5      	cmp	r5, r6
 8007780:	d11a      	bne.n	80077b8 <_printf_common+0xc8>
 8007782:	2000      	movs	r0, #0
 8007784:	e008      	b.n	8007798 <_printf_common+0xa8>
 8007786:	2301      	movs	r3, #1
 8007788:	4652      	mov	r2, sl
 800778a:	4649      	mov	r1, r9
 800778c:	4638      	mov	r0, r7
 800778e:	47c0      	blx	r8
 8007790:	3001      	adds	r0, #1
 8007792:	d103      	bne.n	800779c <_printf_common+0xac>
 8007794:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800779c:	3501      	adds	r5, #1
 800779e:	e7c6      	b.n	800772e <_printf_common+0x3e>
 80077a0:	18e1      	adds	r1, r4, r3
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	2030      	movs	r0, #48	; 0x30
 80077a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077aa:	4422      	add	r2, r4
 80077ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077b4:	3302      	adds	r3, #2
 80077b6:	e7c7      	b.n	8007748 <_printf_common+0x58>
 80077b8:	2301      	movs	r3, #1
 80077ba:	4622      	mov	r2, r4
 80077bc:	4649      	mov	r1, r9
 80077be:	4638      	mov	r0, r7
 80077c0:	47c0      	blx	r8
 80077c2:	3001      	adds	r0, #1
 80077c4:	d0e6      	beq.n	8007794 <_printf_common+0xa4>
 80077c6:	3601      	adds	r6, #1
 80077c8:	e7d9      	b.n	800777e <_printf_common+0x8e>
	...

080077cc <_printf_i>:
 80077cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077d0:	7e0f      	ldrb	r7, [r1, #24]
 80077d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077d4:	2f78      	cmp	r7, #120	; 0x78
 80077d6:	4691      	mov	r9, r2
 80077d8:	4680      	mov	r8, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	469a      	mov	sl, r3
 80077de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077e2:	d807      	bhi.n	80077f4 <_printf_i+0x28>
 80077e4:	2f62      	cmp	r7, #98	; 0x62
 80077e6:	d80a      	bhi.n	80077fe <_printf_i+0x32>
 80077e8:	2f00      	cmp	r7, #0
 80077ea:	f000 80d8 	beq.w	800799e <_printf_i+0x1d2>
 80077ee:	2f58      	cmp	r7, #88	; 0x58
 80077f0:	f000 80a3 	beq.w	800793a <_printf_i+0x16e>
 80077f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077fc:	e03a      	b.n	8007874 <_printf_i+0xa8>
 80077fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007802:	2b15      	cmp	r3, #21
 8007804:	d8f6      	bhi.n	80077f4 <_printf_i+0x28>
 8007806:	a101      	add	r1, pc, #4	; (adr r1, 800780c <_printf_i+0x40>)
 8007808:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800780c:	08007865 	.word	0x08007865
 8007810:	08007879 	.word	0x08007879
 8007814:	080077f5 	.word	0x080077f5
 8007818:	080077f5 	.word	0x080077f5
 800781c:	080077f5 	.word	0x080077f5
 8007820:	080077f5 	.word	0x080077f5
 8007824:	08007879 	.word	0x08007879
 8007828:	080077f5 	.word	0x080077f5
 800782c:	080077f5 	.word	0x080077f5
 8007830:	080077f5 	.word	0x080077f5
 8007834:	080077f5 	.word	0x080077f5
 8007838:	08007985 	.word	0x08007985
 800783c:	080078a9 	.word	0x080078a9
 8007840:	08007967 	.word	0x08007967
 8007844:	080077f5 	.word	0x080077f5
 8007848:	080077f5 	.word	0x080077f5
 800784c:	080079a7 	.word	0x080079a7
 8007850:	080077f5 	.word	0x080077f5
 8007854:	080078a9 	.word	0x080078a9
 8007858:	080077f5 	.word	0x080077f5
 800785c:	080077f5 	.word	0x080077f5
 8007860:	0800796f 	.word	0x0800796f
 8007864:	682b      	ldr	r3, [r5, #0]
 8007866:	1d1a      	adds	r2, r3, #4
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	602a      	str	r2, [r5, #0]
 800786c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007874:	2301      	movs	r3, #1
 8007876:	e0a3      	b.n	80079c0 <_printf_i+0x1f4>
 8007878:	6820      	ldr	r0, [r4, #0]
 800787a:	6829      	ldr	r1, [r5, #0]
 800787c:	0606      	lsls	r6, r0, #24
 800787e:	f101 0304 	add.w	r3, r1, #4
 8007882:	d50a      	bpl.n	800789a <_printf_i+0xce>
 8007884:	680e      	ldr	r6, [r1, #0]
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	2e00      	cmp	r6, #0
 800788a:	da03      	bge.n	8007894 <_printf_i+0xc8>
 800788c:	232d      	movs	r3, #45	; 0x2d
 800788e:	4276      	negs	r6, r6
 8007890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007894:	485e      	ldr	r0, [pc, #376]	; (8007a10 <_printf_i+0x244>)
 8007896:	230a      	movs	r3, #10
 8007898:	e019      	b.n	80078ce <_printf_i+0x102>
 800789a:	680e      	ldr	r6, [r1, #0]
 800789c:	602b      	str	r3, [r5, #0]
 800789e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80078a2:	bf18      	it	ne
 80078a4:	b236      	sxthne	r6, r6
 80078a6:	e7ef      	b.n	8007888 <_printf_i+0xbc>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	6820      	ldr	r0, [r4, #0]
 80078ac:	1d19      	adds	r1, r3, #4
 80078ae:	6029      	str	r1, [r5, #0]
 80078b0:	0601      	lsls	r1, r0, #24
 80078b2:	d501      	bpl.n	80078b8 <_printf_i+0xec>
 80078b4:	681e      	ldr	r6, [r3, #0]
 80078b6:	e002      	b.n	80078be <_printf_i+0xf2>
 80078b8:	0646      	lsls	r6, r0, #25
 80078ba:	d5fb      	bpl.n	80078b4 <_printf_i+0xe8>
 80078bc:	881e      	ldrh	r6, [r3, #0]
 80078be:	4854      	ldr	r0, [pc, #336]	; (8007a10 <_printf_i+0x244>)
 80078c0:	2f6f      	cmp	r7, #111	; 0x6f
 80078c2:	bf0c      	ite	eq
 80078c4:	2308      	moveq	r3, #8
 80078c6:	230a      	movne	r3, #10
 80078c8:	2100      	movs	r1, #0
 80078ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078ce:	6865      	ldr	r5, [r4, #4]
 80078d0:	60a5      	str	r5, [r4, #8]
 80078d2:	2d00      	cmp	r5, #0
 80078d4:	bfa2      	ittt	ge
 80078d6:	6821      	ldrge	r1, [r4, #0]
 80078d8:	f021 0104 	bicge.w	r1, r1, #4
 80078dc:	6021      	strge	r1, [r4, #0]
 80078de:	b90e      	cbnz	r6, 80078e4 <_printf_i+0x118>
 80078e0:	2d00      	cmp	r5, #0
 80078e2:	d04d      	beq.n	8007980 <_printf_i+0x1b4>
 80078e4:	4615      	mov	r5, r2
 80078e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80078ea:	fb03 6711 	mls	r7, r3, r1, r6
 80078ee:	5dc7      	ldrb	r7, [r0, r7]
 80078f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078f4:	4637      	mov	r7, r6
 80078f6:	42bb      	cmp	r3, r7
 80078f8:	460e      	mov	r6, r1
 80078fa:	d9f4      	bls.n	80078e6 <_printf_i+0x11a>
 80078fc:	2b08      	cmp	r3, #8
 80078fe:	d10b      	bne.n	8007918 <_printf_i+0x14c>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	07de      	lsls	r6, r3, #31
 8007904:	d508      	bpl.n	8007918 <_printf_i+0x14c>
 8007906:	6923      	ldr	r3, [r4, #16]
 8007908:	6861      	ldr	r1, [r4, #4]
 800790a:	4299      	cmp	r1, r3
 800790c:	bfde      	ittt	le
 800790e:	2330      	movle	r3, #48	; 0x30
 8007910:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007914:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007918:	1b52      	subs	r2, r2, r5
 800791a:	6122      	str	r2, [r4, #16]
 800791c:	f8cd a000 	str.w	sl, [sp]
 8007920:	464b      	mov	r3, r9
 8007922:	aa03      	add	r2, sp, #12
 8007924:	4621      	mov	r1, r4
 8007926:	4640      	mov	r0, r8
 8007928:	f7ff fee2 	bl	80076f0 <_printf_common>
 800792c:	3001      	adds	r0, #1
 800792e:	d14c      	bne.n	80079ca <_printf_i+0x1fe>
 8007930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007934:	b004      	add	sp, #16
 8007936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800793a:	4835      	ldr	r0, [pc, #212]	; (8007a10 <_printf_i+0x244>)
 800793c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007940:	6829      	ldr	r1, [r5, #0]
 8007942:	6823      	ldr	r3, [r4, #0]
 8007944:	f851 6b04 	ldr.w	r6, [r1], #4
 8007948:	6029      	str	r1, [r5, #0]
 800794a:	061d      	lsls	r5, r3, #24
 800794c:	d514      	bpl.n	8007978 <_printf_i+0x1ac>
 800794e:	07df      	lsls	r7, r3, #31
 8007950:	bf44      	itt	mi
 8007952:	f043 0320 	orrmi.w	r3, r3, #32
 8007956:	6023      	strmi	r3, [r4, #0]
 8007958:	b91e      	cbnz	r6, 8007962 <_printf_i+0x196>
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	f023 0320 	bic.w	r3, r3, #32
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	2310      	movs	r3, #16
 8007964:	e7b0      	b.n	80078c8 <_printf_i+0xfc>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	f043 0320 	orr.w	r3, r3, #32
 800796c:	6023      	str	r3, [r4, #0]
 800796e:	2378      	movs	r3, #120	; 0x78
 8007970:	4828      	ldr	r0, [pc, #160]	; (8007a14 <_printf_i+0x248>)
 8007972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007976:	e7e3      	b.n	8007940 <_printf_i+0x174>
 8007978:	0659      	lsls	r1, r3, #25
 800797a:	bf48      	it	mi
 800797c:	b2b6      	uxthmi	r6, r6
 800797e:	e7e6      	b.n	800794e <_printf_i+0x182>
 8007980:	4615      	mov	r5, r2
 8007982:	e7bb      	b.n	80078fc <_printf_i+0x130>
 8007984:	682b      	ldr	r3, [r5, #0]
 8007986:	6826      	ldr	r6, [r4, #0]
 8007988:	6961      	ldr	r1, [r4, #20]
 800798a:	1d18      	adds	r0, r3, #4
 800798c:	6028      	str	r0, [r5, #0]
 800798e:	0635      	lsls	r5, r6, #24
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	d501      	bpl.n	8007998 <_printf_i+0x1cc>
 8007994:	6019      	str	r1, [r3, #0]
 8007996:	e002      	b.n	800799e <_printf_i+0x1d2>
 8007998:	0670      	lsls	r0, r6, #25
 800799a:	d5fb      	bpl.n	8007994 <_printf_i+0x1c8>
 800799c:	8019      	strh	r1, [r3, #0]
 800799e:	2300      	movs	r3, #0
 80079a0:	6123      	str	r3, [r4, #16]
 80079a2:	4615      	mov	r5, r2
 80079a4:	e7ba      	b.n	800791c <_printf_i+0x150>
 80079a6:	682b      	ldr	r3, [r5, #0]
 80079a8:	1d1a      	adds	r2, r3, #4
 80079aa:	602a      	str	r2, [r5, #0]
 80079ac:	681d      	ldr	r5, [r3, #0]
 80079ae:	6862      	ldr	r2, [r4, #4]
 80079b0:	2100      	movs	r1, #0
 80079b2:	4628      	mov	r0, r5
 80079b4:	f7f8 fc14 	bl	80001e0 <memchr>
 80079b8:	b108      	cbz	r0, 80079be <_printf_i+0x1f2>
 80079ba:	1b40      	subs	r0, r0, r5
 80079bc:	6060      	str	r0, [r4, #4]
 80079be:	6863      	ldr	r3, [r4, #4]
 80079c0:	6123      	str	r3, [r4, #16]
 80079c2:	2300      	movs	r3, #0
 80079c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079c8:	e7a8      	b.n	800791c <_printf_i+0x150>
 80079ca:	6923      	ldr	r3, [r4, #16]
 80079cc:	462a      	mov	r2, r5
 80079ce:	4649      	mov	r1, r9
 80079d0:	4640      	mov	r0, r8
 80079d2:	47d0      	blx	sl
 80079d4:	3001      	adds	r0, #1
 80079d6:	d0ab      	beq.n	8007930 <_printf_i+0x164>
 80079d8:	6823      	ldr	r3, [r4, #0]
 80079da:	079b      	lsls	r3, r3, #30
 80079dc:	d413      	bmi.n	8007a06 <_printf_i+0x23a>
 80079de:	68e0      	ldr	r0, [r4, #12]
 80079e0:	9b03      	ldr	r3, [sp, #12]
 80079e2:	4298      	cmp	r0, r3
 80079e4:	bfb8      	it	lt
 80079e6:	4618      	movlt	r0, r3
 80079e8:	e7a4      	b.n	8007934 <_printf_i+0x168>
 80079ea:	2301      	movs	r3, #1
 80079ec:	4632      	mov	r2, r6
 80079ee:	4649      	mov	r1, r9
 80079f0:	4640      	mov	r0, r8
 80079f2:	47d0      	blx	sl
 80079f4:	3001      	adds	r0, #1
 80079f6:	d09b      	beq.n	8007930 <_printf_i+0x164>
 80079f8:	3501      	adds	r5, #1
 80079fa:	68e3      	ldr	r3, [r4, #12]
 80079fc:	9903      	ldr	r1, [sp, #12]
 80079fe:	1a5b      	subs	r3, r3, r1
 8007a00:	42ab      	cmp	r3, r5
 8007a02:	dcf2      	bgt.n	80079ea <_printf_i+0x21e>
 8007a04:	e7eb      	b.n	80079de <_printf_i+0x212>
 8007a06:	2500      	movs	r5, #0
 8007a08:	f104 0619 	add.w	r6, r4, #25
 8007a0c:	e7f5      	b.n	80079fa <_printf_i+0x22e>
 8007a0e:	bf00      	nop
 8007a10:	08007e05 	.word	0x08007e05
 8007a14:	08007e16 	.word	0x08007e16

08007a18 <__fpclassifyf>:
 8007a18:	ee10 3a10 	vmov	r3, s0
 8007a1c:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8007a20:	d00d      	beq.n	8007a3e <__fpclassifyf+0x26>
 8007a22:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8007a26:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007a2a:	d30a      	bcc.n	8007a42 <__fpclassifyf+0x2a>
 8007a2c:	4b07      	ldr	r3, [pc, #28]	; (8007a4c <__fpclassifyf+0x34>)
 8007a2e:	1e42      	subs	r2, r0, #1
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d908      	bls.n	8007a46 <__fpclassifyf+0x2e>
 8007a34:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8007a38:	4258      	negs	r0, r3
 8007a3a:	4158      	adcs	r0, r3
 8007a3c:	4770      	bx	lr
 8007a3e:	2002      	movs	r0, #2
 8007a40:	4770      	bx	lr
 8007a42:	2004      	movs	r0, #4
 8007a44:	4770      	bx	lr
 8007a46:	2003      	movs	r0, #3
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop
 8007a4c:	007ffffe 	.word	0x007ffffe

08007a50 <memcpy>:
 8007a50:	440a      	add	r2, r1
 8007a52:	4291      	cmp	r1, r2
 8007a54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007a58:	d100      	bne.n	8007a5c <memcpy+0xc>
 8007a5a:	4770      	bx	lr
 8007a5c:	b510      	push	{r4, lr}
 8007a5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a66:	4291      	cmp	r1, r2
 8007a68:	d1f9      	bne.n	8007a5e <memcpy+0xe>
 8007a6a:	bd10      	pop	{r4, pc}

08007a6c <memmove>:
 8007a6c:	4288      	cmp	r0, r1
 8007a6e:	b510      	push	{r4, lr}
 8007a70:	eb01 0402 	add.w	r4, r1, r2
 8007a74:	d902      	bls.n	8007a7c <memmove+0x10>
 8007a76:	4284      	cmp	r4, r0
 8007a78:	4623      	mov	r3, r4
 8007a7a:	d807      	bhi.n	8007a8c <memmove+0x20>
 8007a7c:	1e43      	subs	r3, r0, #1
 8007a7e:	42a1      	cmp	r1, r4
 8007a80:	d008      	beq.n	8007a94 <memmove+0x28>
 8007a82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a8a:	e7f8      	b.n	8007a7e <memmove+0x12>
 8007a8c:	4402      	add	r2, r0
 8007a8e:	4601      	mov	r1, r0
 8007a90:	428a      	cmp	r2, r1
 8007a92:	d100      	bne.n	8007a96 <memmove+0x2a>
 8007a94:	bd10      	pop	{r4, pc}
 8007a96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a9e:	e7f7      	b.n	8007a90 <memmove+0x24>

08007aa0 <_free_r>:
 8007aa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007aa2:	2900      	cmp	r1, #0
 8007aa4:	d044      	beq.n	8007b30 <_free_r+0x90>
 8007aa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aaa:	9001      	str	r0, [sp, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f1a1 0404 	sub.w	r4, r1, #4
 8007ab2:	bfb8      	it	lt
 8007ab4:	18e4      	addlt	r4, r4, r3
 8007ab6:	f000 f913 	bl	8007ce0 <__malloc_lock>
 8007aba:	4a1e      	ldr	r2, [pc, #120]	; (8007b34 <_free_r+0x94>)
 8007abc:	9801      	ldr	r0, [sp, #4]
 8007abe:	6813      	ldr	r3, [r2, #0]
 8007ac0:	b933      	cbnz	r3, 8007ad0 <_free_r+0x30>
 8007ac2:	6063      	str	r3, [r4, #4]
 8007ac4:	6014      	str	r4, [r2, #0]
 8007ac6:	b003      	add	sp, #12
 8007ac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007acc:	f000 b90e 	b.w	8007cec <__malloc_unlock>
 8007ad0:	42a3      	cmp	r3, r4
 8007ad2:	d908      	bls.n	8007ae6 <_free_r+0x46>
 8007ad4:	6825      	ldr	r5, [r4, #0]
 8007ad6:	1961      	adds	r1, r4, r5
 8007ad8:	428b      	cmp	r3, r1
 8007ada:	bf01      	itttt	eq
 8007adc:	6819      	ldreq	r1, [r3, #0]
 8007ade:	685b      	ldreq	r3, [r3, #4]
 8007ae0:	1949      	addeq	r1, r1, r5
 8007ae2:	6021      	streq	r1, [r4, #0]
 8007ae4:	e7ed      	b.n	8007ac2 <_free_r+0x22>
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	b10b      	cbz	r3, 8007af0 <_free_r+0x50>
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	d9fa      	bls.n	8007ae6 <_free_r+0x46>
 8007af0:	6811      	ldr	r1, [r2, #0]
 8007af2:	1855      	adds	r5, r2, r1
 8007af4:	42a5      	cmp	r5, r4
 8007af6:	d10b      	bne.n	8007b10 <_free_r+0x70>
 8007af8:	6824      	ldr	r4, [r4, #0]
 8007afa:	4421      	add	r1, r4
 8007afc:	1854      	adds	r4, r2, r1
 8007afe:	42a3      	cmp	r3, r4
 8007b00:	6011      	str	r1, [r2, #0]
 8007b02:	d1e0      	bne.n	8007ac6 <_free_r+0x26>
 8007b04:	681c      	ldr	r4, [r3, #0]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	6053      	str	r3, [r2, #4]
 8007b0a:	4421      	add	r1, r4
 8007b0c:	6011      	str	r1, [r2, #0]
 8007b0e:	e7da      	b.n	8007ac6 <_free_r+0x26>
 8007b10:	d902      	bls.n	8007b18 <_free_r+0x78>
 8007b12:	230c      	movs	r3, #12
 8007b14:	6003      	str	r3, [r0, #0]
 8007b16:	e7d6      	b.n	8007ac6 <_free_r+0x26>
 8007b18:	6825      	ldr	r5, [r4, #0]
 8007b1a:	1961      	adds	r1, r4, r5
 8007b1c:	428b      	cmp	r3, r1
 8007b1e:	bf04      	itt	eq
 8007b20:	6819      	ldreq	r1, [r3, #0]
 8007b22:	685b      	ldreq	r3, [r3, #4]
 8007b24:	6063      	str	r3, [r4, #4]
 8007b26:	bf04      	itt	eq
 8007b28:	1949      	addeq	r1, r1, r5
 8007b2a:	6021      	streq	r1, [r4, #0]
 8007b2c:	6054      	str	r4, [r2, #4]
 8007b2e:	e7ca      	b.n	8007ac6 <_free_r+0x26>
 8007b30:	b003      	add	sp, #12
 8007b32:	bd30      	pop	{r4, r5, pc}
 8007b34:	20000448 	.word	0x20000448

08007b38 <sbrk_aligned>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	4e0e      	ldr	r6, [pc, #56]	; (8007b74 <sbrk_aligned+0x3c>)
 8007b3c:	460c      	mov	r4, r1
 8007b3e:	6831      	ldr	r1, [r6, #0]
 8007b40:	4605      	mov	r5, r0
 8007b42:	b911      	cbnz	r1, 8007b4a <sbrk_aligned+0x12>
 8007b44:	f000 f8bc 	bl	8007cc0 <_sbrk_r>
 8007b48:	6030      	str	r0, [r6, #0]
 8007b4a:	4621      	mov	r1, r4
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	f000 f8b7 	bl	8007cc0 <_sbrk_r>
 8007b52:	1c43      	adds	r3, r0, #1
 8007b54:	d00a      	beq.n	8007b6c <sbrk_aligned+0x34>
 8007b56:	1cc4      	adds	r4, r0, #3
 8007b58:	f024 0403 	bic.w	r4, r4, #3
 8007b5c:	42a0      	cmp	r0, r4
 8007b5e:	d007      	beq.n	8007b70 <sbrk_aligned+0x38>
 8007b60:	1a21      	subs	r1, r4, r0
 8007b62:	4628      	mov	r0, r5
 8007b64:	f000 f8ac 	bl	8007cc0 <_sbrk_r>
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d101      	bne.n	8007b70 <sbrk_aligned+0x38>
 8007b6c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007b70:	4620      	mov	r0, r4
 8007b72:	bd70      	pop	{r4, r5, r6, pc}
 8007b74:	2000044c 	.word	0x2000044c

08007b78 <_malloc_r>:
 8007b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7c:	1ccd      	adds	r5, r1, #3
 8007b7e:	f025 0503 	bic.w	r5, r5, #3
 8007b82:	3508      	adds	r5, #8
 8007b84:	2d0c      	cmp	r5, #12
 8007b86:	bf38      	it	cc
 8007b88:	250c      	movcc	r5, #12
 8007b8a:	2d00      	cmp	r5, #0
 8007b8c:	4607      	mov	r7, r0
 8007b8e:	db01      	blt.n	8007b94 <_malloc_r+0x1c>
 8007b90:	42a9      	cmp	r1, r5
 8007b92:	d905      	bls.n	8007ba0 <_malloc_r+0x28>
 8007b94:	230c      	movs	r3, #12
 8007b96:	603b      	str	r3, [r7, #0]
 8007b98:	2600      	movs	r6, #0
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba0:	4e2e      	ldr	r6, [pc, #184]	; (8007c5c <_malloc_r+0xe4>)
 8007ba2:	f000 f89d 	bl	8007ce0 <__malloc_lock>
 8007ba6:	6833      	ldr	r3, [r6, #0]
 8007ba8:	461c      	mov	r4, r3
 8007baa:	bb34      	cbnz	r4, 8007bfa <_malloc_r+0x82>
 8007bac:	4629      	mov	r1, r5
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f7ff ffc2 	bl	8007b38 <sbrk_aligned>
 8007bb4:	1c43      	adds	r3, r0, #1
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	d14d      	bne.n	8007c56 <_malloc_r+0xde>
 8007bba:	6834      	ldr	r4, [r6, #0]
 8007bbc:	4626      	mov	r6, r4
 8007bbe:	2e00      	cmp	r6, #0
 8007bc0:	d140      	bne.n	8007c44 <_malloc_r+0xcc>
 8007bc2:	6823      	ldr	r3, [r4, #0]
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	eb04 0803 	add.w	r8, r4, r3
 8007bcc:	f000 f878 	bl	8007cc0 <_sbrk_r>
 8007bd0:	4580      	cmp	r8, r0
 8007bd2:	d13a      	bne.n	8007c4a <_malloc_r+0xd2>
 8007bd4:	6821      	ldr	r1, [r4, #0]
 8007bd6:	3503      	adds	r5, #3
 8007bd8:	1a6d      	subs	r5, r5, r1
 8007bda:	f025 0503 	bic.w	r5, r5, #3
 8007bde:	3508      	adds	r5, #8
 8007be0:	2d0c      	cmp	r5, #12
 8007be2:	bf38      	it	cc
 8007be4:	250c      	movcc	r5, #12
 8007be6:	4629      	mov	r1, r5
 8007be8:	4638      	mov	r0, r7
 8007bea:	f7ff ffa5 	bl	8007b38 <sbrk_aligned>
 8007bee:	3001      	adds	r0, #1
 8007bf0:	d02b      	beq.n	8007c4a <_malloc_r+0xd2>
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	442b      	add	r3, r5
 8007bf6:	6023      	str	r3, [r4, #0]
 8007bf8:	e00e      	b.n	8007c18 <_malloc_r+0xa0>
 8007bfa:	6822      	ldr	r2, [r4, #0]
 8007bfc:	1b52      	subs	r2, r2, r5
 8007bfe:	d41e      	bmi.n	8007c3e <_malloc_r+0xc6>
 8007c00:	2a0b      	cmp	r2, #11
 8007c02:	d916      	bls.n	8007c32 <_malloc_r+0xba>
 8007c04:	1961      	adds	r1, r4, r5
 8007c06:	42a3      	cmp	r3, r4
 8007c08:	6025      	str	r5, [r4, #0]
 8007c0a:	bf18      	it	ne
 8007c0c:	6059      	strne	r1, [r3, #4]
 8007c0e:	6863      	ldr	r3, [r4, #4]
 8007c10:	bf08      	it	eq
 8007c12:	6031      	streq	r1, [r6, #0]
 8007c14:	5162      	str	r2, [r4, r5]
 8007c16:	604b      	str	r3, [r1, #4]
 8007c18:	4638      	mov	r0, r7
 8007c1a:	f104 060b 	add.w	r6, r4, #11
 8007c1e:	f000 f865 	bl	8007cec <__malloc_unlock>
 8007c22:	f026 0607 	bic.w	r6, r6, #7
 8007c26:	1d23      	adds	r3, r4, #4
 8007c28:	1af2      	subs	r2, r6, r3
 8007c2a:	d0b6      	beq.n	8007b9a <_malloc_r+0x22>
 8007c2c:	1b9b      	subs	r3, r3, r6
 8007c2e:	50a3      	str	r3, [r4, r2]
 8007c30:	e7b3      	b.n	8007b9a <_malloc_r+0x22>
 8007c32:	6862      	ldr	r2, [r4, #4]
 8007c34:	42a3      	cmp	r3, r4
 8007c36:	bf0c      	ite	eq
 8007c38:	6032      	streq	r2, [r6, #0]
 8007c3a:	605a      	strne	r2, [r3, #4]
 8007c3c:	e7ec      	b.n	8007c18 <_malloc_r+0xa0>
 8007c3e:	4623      	mov	r3, r4
 8007c40:	6864      	ldr	r4, [r4, #4]
 8007c42:	e7b2      	b.n	8007baa <_malloc_r+0x32>
 8007c44:	4634      	mov	r4, r6
 8007c46:	6876      	ldr	r6, [r6, #4]
 8007c48:	e7b9      	b.n	8007bbe <_malloc_r+0x46>
 8007c4a:	230c      	movs	r3, #12
 8007c4c:	603b      	str	r3, [r7, #0]
 8007c4e:	4638      	mov	r0, r7
 8007c50:	f000 f84c 	bl	8007cec <__malloc_unlock>
 8007c54:	e7a1      	b.n	8007b9a <_malloc_r+0x22>
 8007c56:	6025      	str	r5, [r4, #0]
 8007c58:	e7de      	b.n	8007c18 <_malloc_r+0xa0>
 8007c5a:	bf00      	nop
 8007c5c:	20000448 	.word	0x20000448

08007c60 <_realloc_r>:
 8007c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c64:	4680      	mov	r8, r0
 8007c66:	4614      	mov	r4, r2
 8007c68:	460e      	mov	r6, r1
 8007c6a:	b921      	cbnz	r1, 8007c76 <_realloc_r+0x16>
 8007c6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c70:	4611      	mov	r1, r2
 8007c72:	f7ff bf81 	b.w	8007b78 <_malloc_r>
 8007c76:	b92a      	cbnz	r2, 8007c84 <_realloc_r+0x24>
 8007c78:	f7ff ff12 	bl	8007aa0 <_free_r>
 8007c7c:	4625      	mov	r5, r4
 8007c7e:	4628      	mov	r0, r5
 8007c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c84:	f000 f838 	bl	8007cf8 <_malloc_usable_size_r>
 8007c88:	4284      	cmp	r4, r0
 8007c8a:	4607      	mov	r7, r0
 8007c8c:	d802      	bhi.n	8007c94 <_realloc_r+0x34>
 8007c8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c92:	d812      	bhi.n	8007cba <_realloc_r+0x5a>
 8007c94:	4621      	mov	r1, r4
 8007c96:	4640      	mov	r0, r8
 8007c98:	f7ff ff6e 	bl	8007b78 <_malloc_r>
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d0ed      	beq.n	8007c7e <_realloc_r+0x1e>
 8007ca2:	42bc      	cmp	r4, r7
 8007ca4:	4622      	mov	r2, r4
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	bf28      	it	cs
 8007caa:	463a      	movcs	r2, r7
 8007cac:	f7ff fed0 	bl	8007a50 <memcpy>
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4640      	mov	r0, r8
 8007cb4:	f7ff fef4 	bl	8007aa0 <_free_r>
 8007cb8:	e7e1      	b.n	8007c7e <_realloc_r+0x1e>
 8007cba:	4635      	mov	r5, r6
 8007cbc:	e7df      	b.n	8007c7e <_realloc_r+0x1e>
	...

08007cc0 <_sbrk_r>:
 8007cc0:	b538      	push	{r3, r4, r5, lr}
 8007cc2:	4d06      	ldr	r5, [pc, #24]	; (8007cdc <_sbrk_r+0x1c>)
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	4608      	mov	r0, r1
 8007cca:	602b      	str	r3, [r5, #0]
 8007ccc:	f7fa ff2a 	bl	8002b24 <_sbrk>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d102      	bne.n	8007cda <_sbrk_r+0x1a>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	b103      	cbz	r3, 8007cda <_sbrk_r+0x1a>
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	bd38      	pop	{r3, r4, r5, pc}
 8007cdc:	20000450 	.word	0x20000450

08007ce0 <__malloc_lock>:
 8007ce0:	4801      	ldr	r0, [pc, #4]	; (8007ce8 <__malloc_lock+0x8>)
 8007ce2:	f000 b811 	b.w	8007d08 <__retarget_lock_acquire_recursive>
 8007ce6:	bf00      	nop
 8007ce8:	20000454 	.word	0x20000454

08007cec <__malloc_unlock>:
 8007cec:	4801      	ldr	r0, [pc, #4]	; (8007cf4 <__malloc_unlock+0x8>)
 8007cee:	f000 b80c 	b.w	8007d0a <__retarget_lock_release_recursive>
 8007cf2:	bf00      	nop
 8007cf4:	20000454 	.word	0x20000454

08007cf8 <_malloc_usable_size_r>:
 8007cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cfc:	1f18      	subs	r0, r3, #4
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bfbc      	itt	lt
 8007d02:	580b      	ldrlt	r3, [r1, r0]
 8007d04:	18c0      	addlt	r0, r0, r3
 8007d06:	4770      	bx	lr

08007d08 <__retarget_lock_acquire_recursive>:
 8007d08:	4770      	bx	lr

08007d0a <__retarget_lock_release_recursive>:
 8007d0a:	4770      	bx	lr

08007d0c <_init>:
 8007d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d0e:	bf00      	nop
 8007d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d12:	bc08      	pop	{r3}
 8007d14:	469e      	mov	lr, r3
 8007d16:	4770      	bx	lr

08007d18 <_fini>:
 8007d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1a:	bf00      	nop
 8007d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d1e:	bc08      	pop	{r3}
 8007d20:	469e      	mov	lr, r3
 8007d22:	4770      	bx	lr
