{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1759091644487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_6502 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"CPU_6502\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759091644487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759091644518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759091644518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759091645018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759091645033 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1759091645674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1759091645674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1759091645674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759091645690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759091645690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759091645690 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1759091645690 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1759091646065 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_6502.sdc " "Synopsys Design Constraints File file not found: 'CPU_6502.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759091646065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759091646080 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759091646096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|phase " "Destination node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|phase" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|phase } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.FETCH_OPCODE " "Destination node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.FETCH_OPCODE" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|current_state.FETCH_OPCODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.MEM_ACCESS " "Destination node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.MEM_ACCESS" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|current_state.MEM_ACCESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.FETCH_OPERAND " "Destination node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.FETCH_OPERAND" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|current_state.FETCH_OPERAND } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[3\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[3\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[2\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[2\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[0\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[0\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[4\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[4\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[7\] " "Destination node COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[7\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i|OUT_IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1759091646112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1759091646112 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "SRC/CPU_6502.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759091646112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|calcul_enable~0  " "Automatically promoted node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|calcul_enable~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|calcul_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759091646112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[3\]~15  " "Automatically promoted node COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[3\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DATAPATH_i\|ALU:ALU_i\|Add0~1 " "Destination node DATAPATH:DATAPATH_i\|ALU:ALU_i\|Add0~1" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:DATAPATH_i|ALU:ALU_i|Add0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:DATAPATH_i\|ALU:ALU_i\|carry_eff~0 " "Destination node DATAPATH:DATAPATH_i\|ALU:ALU_i\|carry_eff~0" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:DATAPATH_i|ALU:ALU_i|carry_eff~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759091646112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1759091646112 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i|alu_opcode[3]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759091646112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759091646253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1759091646253 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759091646253 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759091646268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759091647926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759091648113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759091648129 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759091649380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759091649380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759091649458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1759091651068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759091651068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759091652021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1759091652037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759091652037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1759091652053 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759091652053 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[0\] 0 " "Pin \"DATA_FINAL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[1\] 0 " "Pin \"DATA_FINAL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[2\] 0 " "Pin \"DATA_FINAL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[3\] 0 " "Pin \"DATA_FINAL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[4\] 0 " "Pin \"DATA_FINAL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[5\] 0 " "Pin \"DATA_FINAL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[6\] 0 " "Pin \"DATA_FINAL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_FINAL\[7\] 0 " "Pin \"DATA_FINAL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHI1 0 " "Pin \"PHI1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHI2 0 " "Pin \"PHI2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYNC 0 " "Pin \"SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[0\] 0 " "Pin \"seg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[1\] 0 " "Pin \"seg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[2\] 0 " "Pin \"seg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[3\] 0 " "Pin \"seg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[4\] 0 " "Pin \"seg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[5\] 0 " "Pin \"seg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[6\] 0 " "Pin \"seg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[0\] 0 " "Pin \"seg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[1\] 0 " "Pin \"seg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[2\] 0 " "Pin \"seg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[3\] 0 " "Pin \"seg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[4\] 0 " "Pin \"seg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[5\] 0 " "Pin \"seg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[6\] 0 " "Pin \"seg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1759091652068 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1759091652068 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759091652209 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759091652240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759091652398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759091652674 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1759091652757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/output_files/CPU_6502.fit.smsg " "Generated suppressed messages file C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/output_files/CPU_6502.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759091652867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759091653148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 22:34:13 2025 " "Processing ended: Sun Sep 28 22:34:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759091653148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759091653148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759091653148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759091653148 ""}
