{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684070309984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684070309984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 10:18:29 2023 " "Processing started: Sun May 14 10:18:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684070309984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070309984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cofre -c Cofre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cofre -c Cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070309984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684070310237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684070310237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kaue/acesso rapido/documentos/facu/projeto cofre/mod_pu/mod_pu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /kaue/acesso rapido/documentos/facu/projeto cofre/mod_pu/mod_pu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod_PU " "Found entity 1: mod_PU" {  } { { "../mod_PU/mod_PU.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/mod_PU/mod_PU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kaue/acesso rapido/documentos/facu/projeto cofre/registrador/registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /kaue/acesso rapido/documentos/facu/projeto cofre/registrador/registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../registrador/registrador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kaue/acesso rapido/documentos/facu/projeto cofre/registrador/cofre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /kaue/acesso rapido/documentos/facu/projeto cofre/registrador/cofre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cofre " "Found entity 1: Cofre" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operacao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Operacao " "Found entity 1: Operacao" {  } { { "Operacao.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Operacao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insercao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file insercao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Insercao " "Found entity 1: Insercao" {  } { { "Insercao.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Insercao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070316958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070316958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cofre " "Elaborating entity \"Cofre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684070316985 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "TE " "Pin \"TE\" not connected" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE\[6..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684070316991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operacao Operacao:inst9 " "Elaborating entity \"Operacao\" for hierarchy \"Operacao:inst9\"" {  } { { "../registrador/Cofre.bdf" "inst9" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 488 584 720 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070316996 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst0 " "Primitive \"NOT\" of instance \"inst0\" not used" {  } { { "Operacao.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Operacao.bdf" { { 144 224 256 192 "inst0" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684070316996 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst1 " "Primitive \"NOT\" of instance \"inst1\" not used" {  } { { "Operacao.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Operacao.bdf" { { 128 272 304 176 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684070316996 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "Operacao.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Operacao.bdf" { { 112 320 352 160 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684070316996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_PU mod_PU:inst4 " "Elaborating entity \"mod_PU\" for hierarchy \"mod_PU:inst4\"" {  } { { "../registrador/Cofre.bdf" "inst4" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 408 -160 -64 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070316997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst79 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst79\"" {  } { { "../registrador/Cofre.bdf" "inst79" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { -136 832 992 24 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070316998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_COMPARE inst100 " "Block or symbol \"LPM_COMPARE\" of instance \"inst100\" overlaps another block or symbol" {  } { { "Comparador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { { 80 512 640 208 "inst100" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684070316999 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_COMPARE inst102 " "Block or symbol \"LPM_COMPARE\" of instance \"inst102\" overlaps another block or symbol" {  } { { "Comparador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { { 320 512 640 448 "inst102" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684070316999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE Comparador:inst79\|LPM_COMPARE:inst100 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"Comparador:inst79\|LPM_COMPARE:inst100\"" {  } { { "Comparador.bdf" "inst100" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { { 80 512 640 208 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Comparador:inst79\|LPM_COMPARE:inst100 " "Elaborated megafunction instantiation \"Comparador:inst79\|LPM_COMPARE:inst100\"" {  } { { "Comparador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { { 80 512 640 208 "inst100" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Comparador:inst79\|LPM_COMPARE:inst100 " "Instantiated megafunction \"Comparador:inst79\|LPM_COMPARE:inst100\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684070317019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684070317019 ""}  } { { "Comparador.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/Comparador.bdf" { { 80 512 640 208 "inst100" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684070317019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qmf " "Found entity 1: cmpr_qmf" {  } { { "db/cmpr_qmf.tdf" "" { Text "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/db/cmpr_qmf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684070317057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070317057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qmf Comparador:inst79\|LPM_COMPARE:inst100\|cmpr_qmf:auto_generated " "Elaborating entity \"cmpr_qmf\" for hierarchy \"Comparador:inst79\|LPM_COMPARE:inst100\|cmpr_qmf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst25 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst25\"" {  } { { "../registrador/Cofre.bdf" "inst25" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 152 544 704 312 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Insercao Insercao:inst10 " "Elaborating entity \"Insercao\" for hierarchy \"Insercao:inst10\"" {  } { { "../registrador/Cofre.bdf" "inst10" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 472 224 344 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst19 " "Elaborating entity \"7447\" for hierarchy \"7447:inst19\"" {  } { { "../registrador/Cofre.bdf" "inst19" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 320 1120 1240 480 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst19 " "Elaborated megafunction instantiation \"7447:inst19\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 320 1120 1240 480 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S GND " "Pin \"S\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 160 1224 1400 176 "S" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|S"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[3\] GND " "Pin \"D2\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 784 312 488 800 "D2\[3..0\]" "" } { -40 679 704 184 "D2\[3..0\]" "" } { 648 1008 1120 665 "D2\[0\]" "" } { 664 1008 1120 681 "D2\[1\]" "" } { 680 1008 1120 697 "D2\[2\]" "" } { 696 1008 1120 713 "D2\[3\]" "" } { 776 232 312 793 "D2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[2\] GND " "Pin \"D2\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 784 312 488 800 "D2\[3..0\]" "" } { -40 679 704 184 "D2\[3..0\]" "" } { 648 1008 1120 665 "D2\[0\]" "" } { 664 1008 1120 681 "D2\[1\]" "" } { 680 1008 1120 697 "D2\[2\]" "" } { 696 1008 1120 713 "D2\[3\]" "" } { 776 232 312 793 "D2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[1\] GND " "Pin \"D2\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 784 312 488 800 "D2\[3..0\]" "" } { -40 679 704 184 "D2\[3..0\]" "" } { 648 1008 1120 665 "D2\[0\]" "" } { 664 1008 1120 681 "D2\[1\]" "" } { 680 1008 1120 697 "D2\[2\]" "" } { 696 1008 1120 713 "D2\[3\]" "" } { 776 232 312 793 "D2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[0\] GND " "Pin \"D2\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 784 312 488 800 "D2\[3..0\]" "" } { -40 679 704 184 "D2\[3..0\]" "" } { 648 1008 1120 665 "D2\[0\]" "" } { 664 1008 1120 681 "D2\[1\]" "" } { 680 1008 1120 697 "D2\[2\]" "" } { 696 1008 1120 713 "D2\[3\]" "" } { 776 232 312 793 "D2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[3\] GND " "Pin \"D1\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 768 312 488 784 "D1\[3..0\]" "" } { -24 696 720 200 "D1\[3..0\]" "" } { 488 1008 1120 505 "D1\[0\]" "" } { 504 1008 1120 521 "D1\[1\]" "" } { 520 1008 1120 537 "D1\[2\]" "" } { 536 1008 1120 553 "D1\[3\]" "" } { 760 232 312 777 "D1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[2\] GND " "Pin \"D1\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 768 312 488 784 "D1\[3..0\]" "" } { -24 696 720 200 "D1\[3..0\]" "" } { 488 1008 1120 505 "D1\[0\]" "" } { 504 1008 1120 521 "D1\[1\]" "" } { 520 1008 1120 537 "D1\[2\]" "" } { 536 1008 1120 553 "D1\[3\]" "" } { 760 232 312 777 "D1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[1\] GND " "Pin \"D1\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 768 312 488 784 "D1\[3..0\]" "" } { -24 696 720 200 "D1\[3..0\]" "" } { 488 1008 1120 505 "D1\[0\]" "" } { 504 1008 1120 521 "D1\[1\]" "" } { 520 1008 1120 537 "D1\[2\]" "" } { 536 1008 1120 553 "D1\[3\]" "" } { 760 232 312 777 "D1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[0\] GND " "Pin \"D1\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 768 312 488 784 "D1\[3..0\]" "" } { -24 696 720 200 "D1\[3..0\]" "" } { 488 1008 1120 505 "D1\[0\]" "" } { 504 1008 1120 521 "D1\[1\]" "" } { 520 1008 1120 537 "D1\[2\]" "" } { 536 1008 1120 553 "D1\[3\]" "" } { 760 232 312 777 "D1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[3\] GND " "Pin \"D0\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 752 312 488 768 "D0\[3..0\]" "" } { -8 712 736 216 "D0\[3..0\]" "" } { 328 1008 1120 345 "D0\[0\]" "" } { 344 1008 1120 361 "D0\[1\]" "" } { 360 1008 1120 377 "D0\[2\]" "" } { 376 1008 1120 393 "D0\[3\]" "" } { 744 232 312 761 "D0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[2\] GND " "Pin \"D0\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 752 312 488 768 "D0\[3..0\]" "" } { -8 712 736 216 "D0\[3..0\]" "" } { 328 1008 1120 345 "D0\[0\]" "" } { 344 1008 1120 361 "D0\[1\]" "" } { 360 1008 1120 377 "D0\[2\]" "" } { 376 1008 1120 393 "D0\[3\]" "" } { 744 232 312 761 "D0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[1\] GND " "Pin \"D0\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 752 312 488 768 "D0\[3..0\]" "" } { -8 712 736 216 "D0\[3..0\]" "" } { 328 1008 1120 345 "D0\[0\]" "" } { 344 1008 1120 361 "D0\[1\]" "" } { 360 1008 1120 377 "D0\[2\]" "" } { 376 1008 1120 393 "D0\[3\]" "" } { 744 232 312 761 "D0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[0\] GND " "Pin \"D0\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 752 312 488 768 "D0\[3..0\]" "" } { -8 712 736 216 "D0\[3..0\]" "" } { 328 1008 1120 345 "D0\[0\]" "" } { 344 1008 1120 361 "D0\[1\]" "" } { 360 1008 1120 377 "D0\[2\]" "" } { 376 1008 1120 393 "D0\[3\]" "" } { 744 232 312 761 "D0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|D0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM2\[3\] GND " "Pin \"MM2\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 848 312 488 864 "MM2\[3..0\]" "" } { -104 608 832 -87 "MM2\[3..0\]" "" } { 840 232 312 857 "MM2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM2\[2\] GND " "Pin \"MM2\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 848 312 488 864 "MM2\[3..0\]" "" } { -104 608 832 -87 "MM2\[3..0\]" "" } { 840 232 312 857 "MM2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM2\[1\] GND " "Pin \"MM2\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 848 312 488 864 "MM2\[3..0\]" "" } { -104 608 832 -87 "MM2\[3..0\]" "" } { 840 232 312 857 "MM2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM2\[0\] GND " "Pin \"MM2\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 848 312 488 864 "MM2\[3..0\]" "" } { -104 608 832 -87 "MM2\[3..0\]" "" } { 840 232 312 857 "MM2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM1\[3\] GND " "Pin \"MM1\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 832 312 488 848 "MM1\[3..0\]" "" } { -88 608 832 -71 "MM1\[3..0\]" "" } { 824 232 312 841 "MM1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM1\[2\] GND " "Pin \"MM1\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 832 312 488 848 "MM1\[3..0\]" "" } { -88 608 832 -71 "MM1\[3..0\]" "" } { 824 232 312 841 "MM1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM1\[1\] GND " "Pin \"MM1\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 832 312 488 848 "MM1\[3..0\]" "" } { -88 608 832 -71 "MM1\[3..0\]" "" } { 824 232 312 841 "MM1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM1\[0\] GND " "Pin \"MM1\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 832 312 488 848 "MM1\[3..0\]" "" } { -88 608 832 -71 "MM1\[3..0\]" "" } { 824 232 312 841 "MM1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM0\[3\] GND " "Pin \"MM0\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 816 312 488 832 "MM0\[3..0\]" "" } { -72 608 832 -55 "MM0\[3..0\]" "" } { 808 232 312 825 "MM0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM0\[2\] GND " "Pin \"MM0\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 816 312 488 832 "MM0\[3..0\]" "" } { -72 608 832 -55 "MM0\[3..0\]" "" } { 808 232 312 825 "MM0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM0\[1\] GND " "Pin \"MM0\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 816 312 488 832 "MM0\[3..0\]" "" } { -72 608 832 -55 "MM0\[3..0\]" "" } { 808 232 312 825 "MM0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MM0\[0\] GND " "Pin \"MM0\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 816 312 488 832 "MM0\[3..0\]" "" } { -72 608 832 -55 "MM0\[3..0\]" "" } { 808 232 312 825 "MM0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|MM0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL_CORRETA VCC " "Pin \"SINAL_CORRETA\" is stuck at VCC" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { -112 1088 1276 -96 "SINAL_CORRETA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|SINAL_CORRETA"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[6\] VCC " "Pin \"N0\[6\]\" is stuck at VCC" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[5\] GND " "Pin \"N0\[5\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[4\] GND " "Pin \"N0\[4\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[3\] GND " "Pin \"N0\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[2\] GND " "Pin \"N0\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[1\] GND " "Pin \"N0\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N0\[0\] GND " "Pin \"N0\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 336 1328 1504 352 "N0\[0\]" "" } { 352 1328 1504 368 "N0\[1\]" "" } { 368 1328 1504 384 "N0\[2\]" "" } { 384 1328 1504 400 "N0\[3\]" "" } { 400 1328 1504 416 "N0\[4\]" "" } { 416 1328 1504 432 "N0\[5\]" "" } { 432 1328 1504 448 "N0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[6\] VCC " "Pin \"N1\[6\]\" is stuck at VCC" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[5\] GND " "Pin \"N1\[5\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[4\] GND " "Pin \"N1\[4\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[3\] GND " "Pin \"N1\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[2\] GND " "Pin \"N1\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[1\] GND " "Pin \"N1\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1\[0\] GND " "Pin \"N1\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 496 1328 1504 512 "N1\[0\]" "" } { 512 1328 1504 528 "N1\[1\]" "" } { 528 1328 1504 544 "N1\[2\]" "" } { 544 1328 1504 560 "N1\[3\]" "" } { 560 1328 1504 576 "N1\[4\]" "" } { 576 1328 1504 592 "N1\[5\]" "" } { 592 1328 1504 608 "N1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[6\] VCC " "Pin \"N2\[6\]\" is stuck at VCC" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[5\] GND " "Pin \"N2\[5\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[4\] GND " "Pin \"N2\[4\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[3\] GND " "Pin \"N2\[3\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[2\] GND " "Pin \"N2\[2\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[1\] GND " "Pin \"N2\[1\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N2\[0\] GND " "Pin \"N2\[0\]\" is stuck at GND" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 656 1328 1504 672 "N2\[0\]" "" } { 672 1328 1504 688 "N2\[1\]" "" } { 688 1328 1504 704 "N2\[2\]" "" } { 704 1328 1504 720 "N2\[3\]" "" } { 720 1328 1504 736 "N2\[4\]" "" } { 736 1328 1504 752 "N2\[5\]" "" } { 752 1328 1504 768 "N2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684070317347 "|Cofre|N2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684070317347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684070317352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684070317446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684070317446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 472 -408 -240 488 "CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CT " "No output dependent on input pin \"CT\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 424 -416 -248 440 "CT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|CT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTER " "No output dependent on input pin \"ENTER\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 168 -392 -224 184 "ENTER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|ENTER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TeTemp\[3\] " "No output dependent on input pin \"TeTemp\[3\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 48 256 432 64 "TeTemp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TeTemp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TeTemp\[2\] " "No output dependent on input pin \"TeTemp\[2\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 48 256 432 64 "TeTemp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TeTemp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TeTemp\[1\] " "No output dependent on input pin \"TeTemp\[1\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 48 256 432 64 "TeTemp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TeTemp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TeTemp\[0\] " "No output dependent on input pin \"TeTemp\[0\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 48 256 432 64 "TeTemp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TeTemp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "No output dependent on input pin \"C\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 152 -392 -224 168 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BM " "No output dependent on input pin \"BM\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 376 -416 -248 392 "BM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|BM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 568 -408 -240 584 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[6\] " "No output dependent on input pin \"TE\[6\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[5\] " "No output dependent on input pin \"TE\[5\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[4\] " "No output dependent on input pin \"TE\[4\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[3\] " "No output dependent on input pin \"TE\[3\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[2\] " "No output dependent on input pin \"TE\[2\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[1\] " "No output dependent on input pin \"TE\[1\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TE\[0\] " "No output dependent on input pin \"TE\[0\]\"" {  } { { "../registrador/Cofre.bdf" "" { Schematic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/registrador/Cofre.bdf" { { 136 -392 -224 152 "TE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684070317472 "|Cofre|TE[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684070317472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684070317473 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684070317473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684070317473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684070317492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 10:18:37 2023 " "Processing ended: Sun May 14 10:18:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684070317492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684070317492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684070317492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684070317492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684070318572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684070318572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 10:18:38 2023 " "Processing started: Sun May 14 10:18:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684070318572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684070318572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cofre -c Cofre " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cofre -c Cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684070318572 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684070318651 ""}
{ "Info" "0" "" "Project  = Cofre" {  } {  } 0 0 "Project  = Cofre" 0 0 "Fitter" 0 0 1684070318651 ""}
{ "Info" "0" "" "Revision = Cofre" {  } {  } 0 0 "Revision = Cofre" 0 0 "Fitter" 0 0 1684070318651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684070318694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684070318694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cofre EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Cofre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684070318699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684070318746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684070318746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684070319008 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684070319012 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684070319083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684070319083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684070319085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684070319085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684070319085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684070319085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684070319085 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684070319085 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684070319086 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 64 " "No exact pin location assignment(s) for 32 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684070319742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cofre.sdc " "Synopsys Design Constraints File file not found: 'Cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684070319890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684070319890 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1684070319890 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1684070319890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684070319891 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1684070319891 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684070319891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684070319892 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684070319892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684070319893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684070319893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684070319893 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684070319894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684070319894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684070319894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684070319894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684070319894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684070319894 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 8 24 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 8 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684070319899 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684070319899 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684070319899 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 19 46 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684070319900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684070319900 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684070319900 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684070319954 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684070319955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684070321800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684070321882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684070321914 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684070322621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684070322621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684070322801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684070325343 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684070325343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684070325493 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1684070325493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684070325493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684070325495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684070325591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684070325599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684070325782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684070325782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684070325957 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684070326245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/output_files/Cofre.fit.smsg " "Generated suppressed messages file D:/kaue/acesso rapido/Documentos/facu/Projeto Cofre/quartus/output_files/Cofre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684070326567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6290 " "Peak virtual memory: 6290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684070326769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 10:18:46 2023 " "Processing ended: Sun May 14 10:18:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684070326769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684070326769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684070326769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684070326769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684070327706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684070327706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 10:18:47 2023 " "Processing started: Sun May 14 10:18:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684070327706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684070327706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cofre -c Cofre " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cofre -c Cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684070327706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684070328029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684070329993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684070330069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684070330296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 10:18:50 2023 " "Processing ended: Sun May 14 10:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684070330296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684070330296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684070330296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684070330296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684070330890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684070331393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684070331393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 10:18:51 2023 " "Processing started: Sun May 14 10:18:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684070331393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684070331393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cofre -c Cofre " "Command: quartus_sta Cofre -c Cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684070331394 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684070331477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684070331601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684070331601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684070331653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684070331653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cofre.sdc " "Synopsys Design Constraints File file not found: 'Cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684070332001 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684070332001 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1684070332001 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1684070332001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684070332002 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1684070332002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684070332002 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1684070332009 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684070332011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684070332030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684070332047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684070332246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684070332265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1684070332266 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1684070332266 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1684070332266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332278 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684070332280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684070332340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1684070332340 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1684070332340 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1684070332340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684070332349 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684070332680 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684070332680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684070332721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 10:18:52 2023 " "Processing ended: Sun May 14 10:18:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684070332721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684070332721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684070332721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684070332721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684070333358 ""}
