
---------- Begin Simulation Statistics ----------
final_tick                                   49502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238583                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706580                       # Number of bytes of host memory used
host_op_rate                                   272092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              899905043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13101                       # Number of instructions simulated
sim_ops                                         14963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    49502000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             21.596639                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     771                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               514                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2974                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                115                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4324                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13101                       # Number of instructions committed
system.cpu.committedOps                         14963                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.778490                       # CPI: cycles per instruction
system.cpu.discardedOps                          1718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              11429                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2904                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1412                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           29241                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.264656                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            49502                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10379     69.36%     69.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.30%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2468     16.49%     86.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2071     13.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14963                       # Class of committed instruction
system.cpu.tickCycles                           20261                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                296                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           296                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        42368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 331                       # Request fanout histogram
system.membus.respLayer1.occupancy            3093250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              331000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              38                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           252                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  59392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226278                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    368     94.60%     94.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      5.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             789000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            686998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1260000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       56                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                  41                       # number of overall hits
system.l2.overall_hits::total                      56                       # number of overall hits
system.l2.demand_misses::.cpu.inst                237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 96                       # number of demand (read+write) misses
system.l2.demand_misses::total                    333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               237                       # number of overall misses
system.l2.overall_misses::.cpu.data                96                       # number of overall misses
system.l2.overall_misses::total                   333                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24365000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     10391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34756000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24365000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     10391000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34756000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              137                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  389                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             137                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 389                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.700730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856041                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.700730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856041                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102805.907173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108239.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104372.372372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102805.907173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108239.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104372.372372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               331                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              331                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     27953000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     27953000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.686131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.850900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.686131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.850900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82805.907173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88595.744681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84450.151057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82805.907173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88595.744681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84450.151057                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           25                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               25                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           25                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           25                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  35                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4146000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4146000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.921053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118457.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118457.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           35                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             35                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.921053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.921053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98457.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98457.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24365000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24365000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102805.907173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102805.907173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82805.907173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82805.907173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.616162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102377.049180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102377.049180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           59                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           59                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4882000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4882000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.595960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82745.762712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82745.762712                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   187.410108                       # Cycle average of tags in use
system.l2.tags.total_refs                         478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.444109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       129.985801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        57.424307                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.031735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.045754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.080811                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1291                       # Number of tag accesses
system.l2.tags.data_accesses                     1291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 331                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612823724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         243060886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             855884611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612823724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612823724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612823724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        243060886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            855884611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         331                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7848000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20260500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11854.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30604.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    425.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   327.186033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.701929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     28.12%     28.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     22.92%     51.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10     10.42%     61.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14     14.58%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      6.25%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.04%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.08%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     14.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           96                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  42368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       855.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    855.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      49387000                       # Total gap between requests
system.mem_ctrls.avgGap                     149205.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 612823724.293967962265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 243060886.428831160069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13732500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28971.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34723.40                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2741760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         18616200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3332160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           28891455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.642176                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      8496500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     39445500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1984920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         20391750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1836960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           28480575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.341905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4574500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     43367500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        49502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4092                       # number of overall hits
system.cpu.icache.overall_hits::total            4092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25977000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103083.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103083.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103083.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103083.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101083.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101083.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101083.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101083.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103083.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103083.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101083.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101083.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           117.994770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               252                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.238095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   117.994770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.230459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.230459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.394531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4464                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4464                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4478                       # number of overall hits
system.cpu.dcache.overall_hits::total            4478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          181                       # number of overall misses
system.cpu.dcache.overall_misses::total           181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     14708000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14708000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14708000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14708000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038850                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92503.144654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92503.144654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81259.668508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81259.668508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           35                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          136                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10835000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10835000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11829000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11829000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87379.032258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87379.032258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86977.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86977.941176                       # average overall mshr miss latency
system.cpu.dcache.replacements                     50                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76237.113402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76237.113402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75360.465116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75360.465116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7313000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7313000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117951.612903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117951.612903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4354000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4354000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 114578.947368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114578.947368                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.611111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.611111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       994000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       994000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            54.923236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4650                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               137                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.941606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    54.923236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.214544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.214544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4832                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     49502000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
