Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/git/intel_hls/a.prj/components/test/test.ip --synthesis=VERILOG --output-directory=/home/canesche/git/intel_hls/a.prj/components/test/test --family="Arria 10" --part=10AX115U1F45I1SG
Info: test: "Transforming system: test"
Info: test: "Naming system components in system: test"
Info: test: "Processing generation queue"
Info: test: "Generating: test"
Info: test: "Generating: test_internal"
Info: test: Done "test" with 2 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/git/intel_hls/a.prj/components/test/test.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/git/intel_hls/a.prj/components/test/test --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
