# ğŸ–¥ï¸ RISC-V SoC Tapeout Journey â€” VSD Program

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge\&logo=riscv)](https://github.com/riscv/learn)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://www.vlsisystemdesign.com/)
[![Progress](https://img.shields.io/badge/Weekly%20Tasks-Documented-success?style=for-the-badge)](https://github.com/Nideshkanna/riscv-soc-tapeout)
[![Open-Source](https://img.shields.io/badge/Open--Source-EDA%20Tools-brightgreen?style=for-the-badge)](https://vlsiresources.com/opensourcevlsi/)

</div>

Welcome to my documentation of the **RISC-V SoC Tapeout Program by VSD** ğŸš€
This repository serves as the **main tracker** of my weekly tasks, with each week maintained in a **separate GitHub repository** for clarity and grading.

<div align="center">

> *"From RTL to GDSII, we design silicon step by step, mastering open-source tools and contributing to Indiaâ€™s largest collaborative RISC-V tapeout initiative."* âš¡

</div>

---

## ğŸ“‚ Repository Structure

Each week has its own dedicated repository:

| Week        | Focus Area                                     | Repository Link                                                               | Status      |
| ----------- | ---------------------------------------------- | ----------------------------------------------------------------------------- | ----------- |
| **Week 0**  | ğŸ”§ Environment Setup & Tool Installation       | [Week0](https://github.com/Nideshkanna/week0-getting-started)                 | âœ… Done      |
| **Week 1**  | ğŸ“ RTL Design Flow                             | [Week1](https://github.com/Nideshkanna/week1-rtl-design-flow)                 | âœ… Completed |
| **Week 2**  | ğŸ”„ BabySoC Functional Verification & Synthesis | [Week2](https://github.com/Nideshkanna/week2-research-babysoc)                | âœ… Completed |
| **Week 3**  | ğŸ—ï¸ STA & Timing Analysis                      | [Week3](https://github.com/Nideshkanna/week3_VSDBabySoC_GLS_STA)              | âœ… Completed |
| **Week 4**  | âš¡ CMOS Circuit Design (sky130)                 | [Week4](https://github.com/Nideshkanna/week4_CMOS_Circuit_Design_sky130)      | âœ… Completed |
| **Week 5**  | ğŸ¯ OpenROAD Flow â€” Floorplan & Placement       | [Week5](https://github.com/Nideshkanna/week5_OpenROAD_Installation_and_Setup) | âœ… Completed |
| **Week 6+** | ğŸ•¹ï¸ Clock Tree Synthesis & Routing             | *(Upcoming)*                                                                  | â³ Pending   |

---

## ğŸ“… Week 0 â€” Tools Setup

ğŸ“Œ **Focus:** Installing and verifying the open-source EDA toolchain on Ubuntu 22.04

| Tool               | Purpose                   | Status      |
| ------------------ | ------------------------- | ----------- |
| **Yosys**          | RTL Synthesis             | âœ… Installed |
| **Icarus Verilog** | Simulation & Testbench    | âœ… Installed |
| **GTKWave**        | Waveform Viewer           | âœ… Installed |
| **Ngspice**        | Circuit Simulation        | âœ… Installed |
| **Magic**          | Layout & DRC              | âœ… Installed |
| **OpenLane**       | Complete RTL â†’ GDSII Flow | âœ… Installed |

### ğŸŒŸ Key Learnings

* Set up the **open-source EDA toolchain** on Ubuntu 22.04.
* Understood the **role of each tool** in the RTL-to-GDSII flow.
* Verified installation with **sample test runs**.
* Prepared the environment for **Week 1 RTL design tasks**.

---

## ğŸ“… Week 1 â€” RTL Design Basics

ğŸ“Œ **Focus:** Writing, simulating, and synthesizing basic Verilog designs

| Task                          | Description                                         | Status      |
| ----------------------------- | --------------------------------------------------- | ----------- |
| **Verilog Coding**            | Designed simple combinational & sequential circuits | âœ… Completed |
| **Icarus Verilog Simulation** | Simulated RTL with testbenches                      | âœ… Completed |
| **GTKWave Analysis**          | Observed waveforms to validate outputs              | âœ… Completed |
| **Yosys Synthesis**           | Generated synthesized netlists                      | âœ… Completed |
| **Logic Optimization**        | Understood combinational & sequential optimizations | âœ… Completed |

### ğŸŒŸ Key Learnings

* Gained hands-on practice with **RTL design using Verilog**.
* Learned how to build **testbenches** and simulate using **Icarus Verilog**.
* Used **GTKWave** for waveform visualization and debugging.
* Ran **Yosys synthesis** to convert RTL to a gate-level netlist.
* Explored the **importance of optimizations** in reducing area, power, and delay.

ğŸ“Œ *Next up: Week 2 â€” BabySoC Functional Verification & Synthesis* ğŸš€

---

## ğŸ“… Week 2 â€” Pre-Synthesis Simulation & Synthesis

ğŸ“Œ **Focus:** Functional verification and RTL synthesis for BabySoC

| Task                         | Description                                                         | Status      |
| ---------------------------- | ------------------------------------------------------------------- | ----------- |
| **Project Setup**            | Configured VSDBabySoC environment and module hierarchy              | âœ… Completed |
| **Pre-Synthesis Simulation** | Fixed duplicate module issues; ran `iverilog` to generate waveforms | âœ… Completed |
| **Yosys Synthesis**          | Executed synthesis script; generated `vsdbabysoc.synth.v`           | âœ… Completed |

### ğŸŒŸ Key Learnings

* Verified RTL functionality prior to synthesis.
* Learned **file management** and testbench debugging in large RTL projects.
* Produced a **synthesized netlist** ready for STA analysis.

ğŸ“Œ *Outcome:* BabySoC RTL is verified and synthesized â€” ready for timing analysis (Week 3).

---

## ğŸ“… Week 3 â€” STA & Timing Analysis

ğŸ“Œ **Focus:** Static Timing Analysis using OpenSTA across multiple PVT corners

| Task                     | Description                                       | Status      |
| ------------------------ | ------------------------------------------------- | ----------- |
| **OpenSTA Setup**        | Configured Docker environment and library paths   | âœ… Completed |
| **TCL Script Execution** | Ran `sta_across_pvt.tcl` to analyze timing        | âœ… Completed |
| **Slack Analysis**       | Extracted setup/hold slack for TT, SS, FF corners | âœ… Completed |

### ğŸŒŸ Key Learnings

* Learned **STA fundamentals** and multi-corner timing checks.
* Observed **minor hold violations** in fast corner; typical and slow corners passed.
* Reinforced the importance of **complete input/output constraints**.

ğŸ“Œ *Outcome:* STA validated; design timing closure achieved across major paths.

---

## ğŸ“… Week 4 â€” CMOS Circuit Design (sky130)

ğŸ“Œ **Focus:** SPICE-level CMOS design experiments with Sky130 PDK

| Task                          | Description                                | Status      |
| ----------------------------- | ------------------------------------------ | ----------- |
| **MOSFET IV Characteristics** | Simulate Id vs Vds for NMOS/PMOS           | âœ… Completed |
| **CMOS Inverter VTC**         | Extract switching threshold, noise margins | âœ… Completed |
| **Transient Delays**          | Rise/fall propagation delays               | âœ… Completed |
| **Supply & Sizing Variation** | Observe impact on VTC, delays, margins     | âœ… Completed |

### ğŸŒŸ Key Learnings

* Deepened understanding of **device physics and its impact on timing**.
* Prepared intuition for **post-layout STA & critical path optimization**.

ğŸ“Œ *Outcome:* Week 4 experiments completed and documented.

---

## ğŸ“… Week 5 â€” OpenROAD Flow: Floorplan & Placement

ğŸ“Œ **Focus:** Installing OpenROAD Flow Scripts and performing **Floorplan and Placement**

| Task                         | Description                                                  | Status      |
| ---------------------------- | ------------------------------------------------------------ | ----------- |
| **OpenROAD Installation**    | Cloned, set up, and built OpenROAD Flow Scripts              | âœ… Completed |
| **Environment Verification** | Verified `yosys` and `openroad` commands                     | âœ… Completed |
| **Floorplan Stage**          | Defined core area, die dimensions, and I/O placement         | âœ… Completed |
| **Placement Stage**          | Placed standard cells within the floorplanned core           | âœ… Completed |
| **Logs & Outputs**           | Checked intermediate files, timing reports, and ODB database | âœ… Completed |

### ğŸŒŸ Key Learnings

* Installed **OpenROAD Flow Scripts** and set up the Linux environment.
* Learned how **core area, die dimensions, and standard cell placement** are determined.
* Observed how physical constraints affect placement and timing.
* Generated visual outputs for **floorplan and standard cell placement**.

ğŸ“Œ *Outcome:* Openroad installation completed successfully.

---

## ğŸ“ˆ Progress Tracker

<div align="center">

[![Week 0](https://img.shields.io/badge/Week%200-âœ…%20Done-green?style=flat-square)](https://github.com/Nideshkanna/week0-getting-started)
[![Week 1](https://img.shields.io/badge/Week%201-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week1-rtl-design-flow)
[![Week 2](https://img.shields.io/badge/Week%202-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week2-research-babysoc)
[![Week 3](https://img.shields.io/badge/Week%203-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week3_VSDBabySoC_GLS_STA)
[![Week 4](https://img.shields.io/badge/Week%204-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week4_CMOS_Circuit_Design_sky130)
[![Week 5](https://img.shields.io/badge/Week%205-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week5_OpenROAD_Installation_and_Setup)
[![Week 6+](https://img.shields.io/badge/Week%206+-Upcoming-blue?style=flat-square)]()

</div>  

---

## ğŸ™ Acknowledgments

I am grateful to:

* [**Kunal Ghosh**](https://github.com/kunalg123) and the **[VSD team](https://vsdiat.vlsisystemdesign.com/)**
* **RISC-V International** and **Efabless**
* The open-source **EDA community** for making this initiative possible

---

## ğŸš€ Next Steps

* Analyze **Week 5 outputs** (floorplan and placement) for design constraints.
* Prepare for **Week 6: Clock Tree Synthesis & Routing**, including clock skew and congestion analysis.
* Continue documenting results and timing metrics for final tapeout.

---

ğŸ‘¨â€ğŸ’» **Maintainer:** [Nidesh Kanna R](https://github.com/Nideshkanna)

ğŸ“Œ **Part of:** [RISC-V SoC Tapeout Program](https://github.com/Nideshkanna/riscv-soc-tapeout)

---
