
-------------------------------------------------------------------------------------------------------------------------------
| SYNTAX                                   | ENC                                                                              |
-------------------------------------------------------------------------------------------------------------------------------
| LPREFIX, VlesSize = VlesSize, HighReg =  |                                                                                  |
| add RA,RB,RT                             | SG RT[2:0] RB[2:0] RA[0] RA[1] RA[2] 0 0 1 0 0 1                                 |
| halt SG_imp_bits__15_15_                 | SG 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                                 |
| mv RA,IMM,RT                             | SG RT[2:0] IMM[4:2] RA[2:0] IMM[1:0] 1 0 1 1                                     |
| nop                                      |                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------
