{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474986050737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474986050737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 22:20:50 2016 " "Processing started: Tue Sep 27 22:20:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474986050737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474986050737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474986050737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474986050987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file waitaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 waitAclock " "Found entity 1: waitAclock" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemA " "Found entity 1: systemA" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051415 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram/myram_256_8.v 1 1 " "Found 1 design units, including 1 entities, in source file myram/myram_256_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram_256_8 " "Found entity 1: myram_256_8" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit/instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit/instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag/Flag.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "ALU/alu8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom/myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom/myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom/myrom.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "IO_PORT/IO_PORT.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/reg4_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4_8/reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "reg4_8/reg4_8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_mux2_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_mux2_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2_4_8-SYN " "Found design unit 1: lpm_mux2_4_8-SYN" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2_4_8 " "Found entity 1: lpm_mux2_4_8" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_dff_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_dff_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_8_en-SYN " "Found design unit 1: lpm_dff_8_en-SYN" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_8_en " "Found entity 1: lpm_dff_8_en" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_decode2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_decode2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2_4-SYN " "Found design unit 1: lpm_decode2_4-SYN" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2_4 " "Found entity 1: lpm_decode2_4" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "myALU myALU.v(1) " "Verilog Module Declaration warning at myALU.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"myALU\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALU " "Found entity 1: myALU" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474986051493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "waitAclock " "Elaborating entity \"waitAclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474986051712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 waitAclock.v(9) " "Verilog HDL assignment warning at waitAclock.v(9): truncated value with size 32 to match size of target (2)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474986051790 "|waitAclock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out waitAclock.v(16) " "Verilog HDL Always Construct warning at waitAclock.v(16): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474986051806 "|waitAclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out waitAclock.v(23) " "Inferred latch for \"clk_out\" at waitAclock.v(23)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474986051806 "|waitAclock"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474986052281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474986052734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474986052734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474986052781 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474986052781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474986052781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474986052781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474986052796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 22:20:52 2016 " "Processing ended: Tue Sep 27 22:20:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474986052796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474986052796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474986052796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474986052796 ""}
