{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769553124539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769553124540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 27 14:32:04 2026 " "Processing started: Tue Jan 27 14:32:04 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769553124540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553124540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553124540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769553124994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769553124994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Top.sv(175) " "Verilog HDL information at Top.sv(175): always construct contains both blocking and non-blocking assignments" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1769553133174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553133176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553133178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553133180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553133182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553133185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769553133268 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "keyInt Top.sv(17) " "Verilog HDL warning at Top.sv(17): object keyInt used but never assigned" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1769553133272 "|Top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 1023 Top.sv(32) " "Verilog HDL warning at Top.sv(32): number of words (28) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1769553133275 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(93) " "Verilog HDL assignment warning at Top.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133290 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(99) " "Verilog HDL assignment warning at Top.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133290 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(103) " "Verilog HDL assignment warning at Top.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133290 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(107) " "Verilog HDL assignment warning at Top.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133290 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(111) " "Verilog HDL assignment warning at Top.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133290 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(161) " "Verilog HDL assignment warning at Top.sv(161): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133292 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(167) " "Verilog HDL assignment warning at Top.sv(167): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133292 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(151) " "Verilog HDL Case Statement warning at Top.sv(151): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 151 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1769553133292 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(155) " "Verilog HDL Case Statement warning at Top.sv(155): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1769553133292 "|Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftedOut Top.sv(36) " "Verilog HDL Always Construct warning at Top.sv(36): inferring latch(es) for variable \"shiftedOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769553133300 "|Top"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Top.sv(36) " "SystemVerilog RTL Coding error at Top.sv(36): always_comb construct does not infer purely combinational logic." {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 36 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1769553133300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(233) " "Verilog HDL assignment warning at Top.sv(233): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133301 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(236) " "Verilog HDL assignment warning at Top.sv(236): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133302 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(262) " "Verilog HDL assignment warning at Top.sv(262): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133302 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(264) " "Verilog HDL assignment warning at Top.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133302 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(266) " "Verilog HDL assignment warning at Top.sv(266): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133302 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(267) " "Verilog HDL assignment warning at Top.sv(267): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(270) " "Verilog HDL assignment warning at Top.sv(270): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(272) " "Verilog HDL assignment warning at Top.sv(272): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(273) " "Verilog HDL assignment warning at Top.sv(273): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(276) " "Verilog HDL assignment warning at Top.sv(276): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(278) " "Verilog HDL assignment warning at Top.sv(278): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133303 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(288) " "Verilog HDL assignment warning at Top.sv(288): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133304 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(290) " "Verilog HDL assignment warning at Top.sv(290): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133304 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(338) " "Verilog HDL assignment warning at Top.sv(338): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(340) " "Verilog HDL assignment warning at Top.sv(340): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(343) " "Verilog HDL assignment warning at Top.sv(343): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(345) " "Verilog HDL assignment warning at Top.sv(345): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(347) " "Verilog HDL assignment warning at Top.sv(347): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(349) " "Verilog HDL assignment warning at Top.sv(349): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133306 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(371) " "Verilog HDL assignment warning at Top.sv(371): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133319 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Top.sv(399) " "Verilog HDL assignment warning at Top.sv(399): truncated value with size 32 to match size of target (2)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553133320 "|Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyInt 0 Top.sv(17) " "Net \"keyInt\" at Top.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1769553133337 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[0\] Top.sv(43) " "Inferred latch for \"shiftedOut\[0\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[1\] Top.sv(43) " "Inferred latch for \"shiftedOut\[1\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[2\] Top.sv(43) " "Inferred latch for \"shiftedOut\[2\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[3\] Top.sv(43) " "Inferred latch for \"shiftedOut\[3\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[4\] Top.sv(43) " "Inferred latch for \"shiftedOut\[4\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[5\] Top.sv(43) " "Inferred latch for \"shiftedOut\[5\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[6\] Top.sv(43) " "Inferred latch for \"shiftedOut\[6\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftedOut\[7\] Top.sv(43) " "Inferred latch for \"shiftedOut\[7\]\" at Top.sv(43)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133354 "|Top"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769553133391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/levia/Documents/8bitCPU/HDL/output_files/8bitCPU.map.smsg " "Generated suppressed messages file C:/Users/levia/Documents/8bitCPU/HDL/output_files/8bitCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769553133502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 27 14:32:13 2026 " "Processing ended: Tue Jan 27 14:32:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769553133502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769553133502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769553133502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553133502 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553134117 ""}
