#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 30 02:22:07 2024
# Process ID: 25988
# Current directory: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1\vivado.jou
# Running On: DESKTOP-129R2SH, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16929 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/merli/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/blue_rom/blue_rom.dcp' for cell 'color_instance/blue_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/fretboard_rom/fretboard_rom.dcp' for cell 'color_instance/fretboard_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/green_rom/green_rom.dcp' for cell 'color_instance/green_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/orange_rom/orange_rom.dcp' for cell 'color_instance/orange_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/red_rom/red_rom.dcp' for cell 'color_instance/red_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/titleScreen/titleScreen.dcp' for cell 'color_instance/titleScreen_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/vaporwave_rom/vaporwave_rom.dcp' for cell 'color_instance/vaporwave_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/yellow_rom/yellow_rom.dcp' for cell 'color_instance/yellow_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_2/mb_block_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_2/mb_block_dlmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_2/mb_block_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_2/mb_block_ilmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_2/mb_block_lmb_bram_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.335 . Memory (MB): peak = 916.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 790 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1538.516 ; gain = 482.617
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 44 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1538.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

42 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1538.516 ; gain = 1102.320
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1538.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a1817bca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1538.516 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter notes_instance/key_press_old[0]_i_1 into driver instance notes_instance/score_add[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 174692e4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 226 cells and removed 342 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 122d54046

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 129 cells and removed 304 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 213fd3557

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 376 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a2bc1121

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a2bc1121

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c92a59bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.855 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             226  |             342  |                                              4  |
|  Constant propagation         |             129  |             304  |                                              2  |
|  Sweep                        |               0  |             376  |                                              7  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1848.855 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1228ee04d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.855 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 53 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 106
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: f3ad3649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2041.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: f3ad3649

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2041.555 ; gain = 192.699

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: eb346e37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000
Ending Final Cleanup Task | Checksum: eb346e37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2041.555 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2041.555 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eb346e37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2041.555 ; gain = 503.039
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1840 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1840]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dba80dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2041.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119d7e3d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136055bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136055bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 136055bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e048a566

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12d29bad4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12d29bad4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 246c744b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 28 LUTNM shape to break, 274 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 25, total 28, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 28 LUTs, combined 97 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/Q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/Q[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/Q[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[5]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/Q[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/Q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/Q[9]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 50 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 50 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2041.555 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           28  |             97  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           50  |              0  |                    11  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           78  |             97  |                   136  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c04d6f31

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 15305e013

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15305e013

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21d798477

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af6ffcde

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2604cd2b0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20d998e91

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29c34d0f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a2e6804e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2053fd5da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ae5ce57a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 211d86e63

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 211d86e63

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0483a6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.393 | TNS=-619.957 |
Phase 1 Physical Synthesis Initialization | Checksum: 1853327b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dac1a10b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0483a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.596. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: dc0802bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: dc0802bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dc0802bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dc0802bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: dc0802bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2041.555 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133f363b4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000
Ending Placer Task | Checksum: e7bfcb4d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2041.555 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.42s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2041.555 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
Phase 1 Physical Synthesis Initialization | Checksum: 13002cfbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13002cfbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/A_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_176_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_307_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_531_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_697_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.596 | TNS=-586.646 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_883_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.494 | TNS=-581.648 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.421 | TNS=-578.071 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_74_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_322_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_716_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_890_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_977_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.378 | TNS=-575.964 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_555_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.275 | TNS=-570.917 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_556_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.236 | TNS=-569.005 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_722_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.196 | TNS=-567.045 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_721_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/title_address_i_721_n_0. Critical path length was reduced through logic transformation on cell color_instance/title_address_i_721_comp.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_717_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.191 | TNS=-566.801 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/title_address_i_561_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_578_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/title_address_i_745_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_745_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.185 | TNS=-566.507 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_617_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_836_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/title_address_i_270_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_270_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.078 | TNS=-561.264 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_806_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_918_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/title_address_i_286_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_286_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.042 | TNS=-559.499 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_833_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/title_address_i_267_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_267_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.038 | TNS=-559.304 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_915_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/title_address_i_283_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_283_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.959 | TNS=-555.433 |
INFO: [Physopt 32-571] Net color_instance/title_address_i_745_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net vga/title_address_i_539_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.829 | TNS=-549.063 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_922_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/title_address_i_347_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_347_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.790 | TNS=-547.152 |
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_919_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/title_address_i_344_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/title_address_i_344_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.715 | TNS=-543.477 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_533_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_703_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_546_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/title_address_i_546_n_0. Critical path length was reduced through logic transformation on cell vga/title_address_i_546_comp.
INFO: [Physopt 32-735] Processed net vga/start_on_reg_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.704 | TNS=-542.938 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_547_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/title_address_i_547_n_0. Critical path length was reduced through logic transformation on cell vga/title_address_i_547_comp.
INFO: [Physopt 32-735] Processed net vga/color_instance/title_address3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.695 | TNS=-542.728 |
INFO: [Physopt 32-81] Processed net vga/title_address_i_544_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/title_address_i_544_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.688 | TNS=-542.385 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net vga/start_on_reg_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga/start_on_reg_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.683 | TNS=-542.140 |
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/A_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_74_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_703_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/title_address_i_546_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.680 | TNS=-541.993 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/color_instance/title_address3[9].  Re-placed instance vga/title_address_i_541
INFO: [Physopt 32-735] Processed net vga/color_instance/title_address3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.656 | TNS=-540.817 |
INFO: [Physopt 32-702] Processed net vga/color_instance/title_address3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/start_on_reg_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.656 | TNS=-540.817 |
Phase 3 Critical Path Optimization | Checksum: ccfe788d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2041.555 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.656 | TNS=-540.817 |
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/A_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_74_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/title_address_i_561_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_578_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/title_address_i_745_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_533_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_703_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/title_address_i_545_n_0. Critical path length was reduced through logic transformation on cell vga/title_address_i_545_comp.
INFO: [Physopt 32-735] Processed net vga/color_instance/title_address3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.631 | TNS=-539.592 |
INFO: [Physopt 32-663] Processed net vga/color_instance/title_address3[9].  Re-placed instance vga/title_address_i_541
INFO: [Physopt 32-735] Processed net vga/color_instance/title_address3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.583 | TNS=-537.240 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_547_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/title_address_i_708_n_0.  Re-placed instance vga/title_address_i_708
INFO: [Physopt 32-735] Processed net vga/title_address_i_708_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.550 | TNS=-535.623 |
INFO: [Physopt 32-710] Processed net vga/title_address_i_547_n_0. Critical path length was reduced through logic transformation on cell vga/title_address_i_547_comp_1.
INFO: [Physopt 32-735] Processed net vga/title_address_i_708_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.544 | TNS=-535.329 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_548_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/title_address_i_548_n_0. Critical path length was reduced through logic transformation on cell vga/title_address_i_548_comp.
INFO: [Physopt 32-735] Processed net vga/title_address_i_544_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.527 | TNS=-534.727 |
INFO: [Physopt 32-702] Processed net vga/title_address_i_546_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net vga/start_on_reg_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga/start_on_reg_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/titleScreen_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/A_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_74_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_703_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_321_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_546_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/title_address_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/start_on_reg_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/title_address__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.527 | TNS=-534.727 |
Phase 4 Critical Path Optimization | Checksum: ccfe788d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2041.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.527 | TNS=-534.727 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.069  |         51.919  |            5  |              0  |                    30  |           0  |           2  |  00:00:10  |
|  Total          |          1.069  |         51.919  |            5  |              0  |                    30  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2041.555 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21910dcd7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
400 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ddef08c ConstDB: 0 ShapeSum: d798d0de RouteDB: 0
Post Restoration Checksum: NetGraph: 15df04b6 NumContArr: 13335d8b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 29126241

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2051.770 ; gain = 10.215

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29126241

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2058.398 ; gain = 16.844

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29126241

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2058.398 ; gain = 16.844
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1097ed737

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2077.797 ; gain = 36.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.188 | TNS=-452.644| WHS=-0.219 | THS=-88.727|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0174599 %
  Global Horizontal Routing Utilization  = 0.0121031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7238
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7211
  Number of Partially Routed Nets     = 27
  Number of Node Overlaps             = 34

Phase 2 Router Initialization | Checksum: 1aa02a2b6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2107.895 ; gain = 66.340

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1aa02a2b6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2107.895 ; gain = 66.340
Phase 3 Initial Routing | Checksum: a1a9fcc8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 832
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.732 | TNS=-993.651| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1601d56f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 602
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.188 | TNS=-1019.019| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1173e1600

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.370 | TNS=-1030.801| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2161937ab

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2135.312 ; gain = 93.758
Phase 4 Rip-up And Reroute | Checksum: 2161937ab

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 294d6bb85

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2135.312 ; gain = 93.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.108 | TNS=-1009.723| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 248b6c510

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 248b6c510

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 2135.312 ; gain = 93.758
Phase 5 Delay and Skew Optimization | Checksum: 248b6c510

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23b2c90f9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2135.312 ; gain = 93.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.090 | TNS=-993.423| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ab63dd9d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2135.312 ; gain = 93.758
Phase 6 Post Hold Fix | Checksum: 1ab63dd9d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.26716 %
  Global Horizontal Routing Utilization  = 3.75612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 299264f90

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 299264f90

Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 243decfb9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2135.312 ; gain = 93.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.090 | TNS=-993.423| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 243decfb9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2135.312 ; gain = 93.758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2135.312 ; gain = 93.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
419 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 2135.312 ; gain = 93.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2135.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
431 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 02:25:45 2024...
