\hypertarget{stm32f4xx_8h}{}\section{cmsis\+\_\+boot/stm32f4xx.h File Reference}
\label{stm32f4xx_8h}\index{cmsis\+\_\+boot/stm32f4xx.\+h@{cmsis\+\_\+boot/stm32f4xx.\+h}}


C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F4xx devices.  


{\ttfamily \#include \char`\"{}core\+\_\+cm4.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}system\+\_\+stm32f4xx.\+h\char`\"{}}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet M\+AC. \end{DoxyCompactList}\item 
struct \hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank2___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank3___type_def}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_r_y_p___type_def}{C\+R\+Y\+P\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Crypto Processor. \end{DoxyCompactList}\item 
struct \hyperlink{struct_h_a_s_h___type_def}{H\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+SH. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+SH. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+T\+M32\+F4\+XX}
\item 
\#define \hyperlink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{H\+S\+E\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)25000000)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint16\+\_\+t)0x0500)
\begin{DoxyCompactList}\small\item\em In the following line adjust the External High Speed oscillator (H\+SE) Startup Timeout value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{H\+S\+I\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)16000000)
\item 
\#define \hyperlink{group___library__configuration__section_gab16ffe03509714c63d5e530131c494f4}{\+\_\+\+\_\+\+S\+T\+M32\+F4\+X\+X\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}~(0x01)
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F4\+XX Standard Peripherals Library version number V1.\+0.\+0. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_gadce716e810a51b042298fb21b63e5366}{\+\_\+\+\_\+\+S\+T\+M32\+F4\+X\+X\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}~(0x00)
\item 
\#define \hyperlink{group___library__configuration__section_ga4b16607e43a35289dc5ebb608b1261d4}{\+\_\+\+\_\+\+S\+T\+M32\+F4\+X\+X\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}~(0x00)
\item 
\#define \hyperlink{group___library__configuration__section_gad5bec5e54ac96b9238a6363f2088f85c}{\+\_\+\+\_\+\+S\+T\+M32\+F4\+X\+X\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+S\+T\+M32\+F4\+X\+X\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+V\+E\+R\+S\+I\+ON}
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}~4
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\item 
\#define {\bfseries I\+S\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+A\+L\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)~(((S\+T\+A\+TE) == D\+I\+S\+A\+B\+LE) $\vert$$\vert$ ((S\+T\+A\+TE) == E\+N\+A\+B\+LE))
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x12000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42024000)
\item 
\#define {\bfseries S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define {\bfseries A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define {\bfseries A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000)
\item 
\#define {\bfseries A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000)
\item 
\#define {\bfseries T\+I\+M2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\#define {\bfseries T\+I\+M3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\#define {\bfseries T\+I\+M4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\#define {\bfseries T\+I\+M5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\#define {\bfseries T\+I\+M6\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\#define {\bfseries T\+I\+M7\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\#define {\bfseries T\+I\+M12\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\#define {\bfseries T\+I\+M13\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\#define {\bfseries T\+I\+M14\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2800)
\item 
\#define {\bfseries W\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\#define {\bfseries I\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\#define {\bfseries I2\+S2ext\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3400)
\item 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\#define {\bfseries S\+P\+I3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\#define {\bfseries I2\+S3ext\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000)
\item 
\#define {\bfseries U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\#define {\bfseries U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4\+C00)
\item 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000)
\item 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5400)
\item 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5800)
\item 
\#define {\bfseries I2\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5\+C00)
\item 
\#define {\bfseries C\+A\+N1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400)
\item 
\#define {\bfseries C\+A\+N2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6800)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7000)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7400)
\item 
\#define {\bfseries T\+I\+M1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\#define {\bfseries T\+I\+M8\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\#define {\bfseries U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\#define {\bfseries U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\#define {\bfseries A\+D\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2100)
\item 
\#define {\bfseries A\+D\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2200)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2300)
\item 
\#define {\bfseries S\+D\+I\+O\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\#define {\bfseries E\+X\+T\+I\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\#define {\bfseries T\+I\+M9\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000)
\item 
\#define {\bfseries T\+I\+M10\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\#define {\bfseries G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\#define {\bfseries G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\#define {\bfseries G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\#define {\bfseries G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\#define {\bfseries C\+R\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x010)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x028)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x040)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x058)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x070)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x088)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+A0)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+B8)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x010)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x028)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x040)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x058)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x070)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x088)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+A0)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+B8)
\item 
\#define {\bfseries E\+T\+H\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x8000)
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0100)
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0700)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000)
\item 
\#define {\bfseries T\+I\+M2}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M3}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M4}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M4\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M5}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M5\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M6}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M6\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M7}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M7\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M12}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M12\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M13}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M13\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M14}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M14\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries R\+TC}~((\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def} $\ast$) R\+T\+C\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries W\+W\+DG}~((\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) W\+W\+D\+G\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I\+W\+DG}~((\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) I\+W\+D\+G\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I2\+S2ext}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) I2\+S2ext\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries S\+P\+I2}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) S\+P\+I2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries S\+P\+I3}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) S\+P\+I3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I2\+S3ext}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) I2\+S3ext\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+S\+A\+R\+T2}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+S\+A\+R\+T3}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+A\+R\+T4}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+A\+R\+T4\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+A\+R\+T5}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+A\+R\+T5\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I2\+C1}~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I2\+C2}~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries I2\+C3}~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries C\+A\+N1}~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) C\+A\+N1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries C\+A\+N2}~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) C\+A\+N2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries P\+WR}~((\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def} $\ast$) P\+W\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+AC}~((\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries T\+I\+M1}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M8}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M8\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+S\+A\+R\+T1}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries U\+S\+A\+R\+T6}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries A\+DC}~((\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) A\+D\+C\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries A\+D\+C1}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) A\+D\+C1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries A\+D\+C2}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) A\+D\+C2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries A\+D\+C3}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) A\+D\+C3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries S\+D\+IO}~((\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def} $\ast$) S\+D\+I\+O\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries S\+P\+I1}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) S\+P\+I1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries S\+Y\+S\+C\+FG}~((\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def} $\ast$) S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries E\+X\+TI}~((\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def} $\ast$) E\+X\+T\+I\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M9}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M9\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M10}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) T\+I\+M10\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M11}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries G\+P\+I\+OA}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+A\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OB}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+B\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OC}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+C\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OD}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+D\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OE}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+E\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OF}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+F\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OG}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+G\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OH}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+H\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries G\+P\+I\+OI}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) G\+P\+I\+O\+I\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries C\+RC}~((\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def} $\ast$) C\+R\+C\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries R\+CC}~((\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def} $\ast$) R\+C\+C\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries F\+L\+A\+SH}~((\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def} $\ast$) F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1}~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream0}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream1}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream2}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream3}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream4}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream5}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream6}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream7}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2}~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream0}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream1}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream2}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream3}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream4}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream5}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream6}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream7}~((\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries E\+TH}~((\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def} $\ast$) E\+T\+H\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+C\+MI}~((\hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def} $\ast$) D\+C\+M\+I\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries C\+R\+YP}~((\hyperlink{struct_c_r_y_p___type_def}{C\+R\+Y\+P\+\_\+\+Type\+Def} $\ast$) C\+R\+Y\+P\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries H\+A\+SH}~((\hyperlink{struct_h_a_s_h___type_def}{H\+A\+S\+H\+\_\+\+Type\+Def} $\ast$) H\+A\+S\+H\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries R\+NG}~((\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1}~((\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1E}~((\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank2}~((\hyperlink{struct_f_s_m_c___bank2___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank3}~((\hyperlink{struct_f_s_m_c___bank3___type_def}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank4}~((\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\#define {\bfseries D\+B\+G\+M\+CU}~((\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} $\ast$) D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+CH}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+U\+TO}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+D\+I\+S\+C\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+NT}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+MA}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+DS}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+CS}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}~((uint32\+\_\+t)0x00300000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+E\+N\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}~((uint32\+\_\+t)0x00000007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P12\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P13\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14}~((uint32\+\_\+t)0x00007000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P14\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15}~((uint32\+\_\+t)0x00038000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P15\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P16\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P17\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18}~((uint32\+\_\+t)0x07000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P18\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0}~((uint32\+\_\+t)0x00000007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P2\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P3\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4}~((uint32\+\_\+t)0x00007000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P4\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5}~((uint32\+\_\+t)0x00038000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P5\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P6\+\_\+2}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P7\+\_\+2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8}~((uint32\+\_\+t)0x07000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P8\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9}~((uint32\+\_\+t)0x38000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P9\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{A\+D\+C\+\_\+\+J\+O\+F\+R1\+\_\+\+J\+O\+F\+F\+S\+E\+T1}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{A\+D\+C\+\_\+\+J\+O\+F\+R2\+\_\+\+J\+O\+F\+F\+S\+E\+T2}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{A\+D\+C\+\_\+\+J\+O\+F\+R3\+\_\+\+J\+O\+F\+F\+S\+E\+T3}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{A\+D\+C\+\_\+\+J\+O\+F\+R4\+\_\+\+J\+O\+F\+F\+S\+E\+T4}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{A\+D\+C\+\_\+\+H\+T\+R\+\_\+\+HT}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{A\+D\+C\+\_\+\+L\+T\+R\+\_\+\+LT}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q13\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q15\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q16\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+L}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q7\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q9\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q10\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q11\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q12\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q5\+\_\+4}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+3}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q6\+\_\+4}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q1\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+0}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+4}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+3}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q3\+\_\+4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+0}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q4\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+JL}~((uint32\+\_\+t)0x00300000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{A\+D\+C\+\_\+\+J\+D\+R1\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{A\+D\+C\+\_\+\+J\+D\+R2\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{A\+D\+C\+\_\+\+J\+D\+R3\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{A\+D\+C\+\_\+\+J\+D\+R4\+\_\+\+J\+D\+A\+TA}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+A\+TA}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+C2\+D\+A\+TA}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D2}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C2}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R2}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+A\+W\+D3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+E\+O\+C3}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+E\+O\+C3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+J\+S\+T\+R\+T3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+S\+T\+R\+T3}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{A\+D\+C\+\_\+\+C\+S\+R\+\_\+\+D\+O\+V\+R3}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+TI}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+DS}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}~((uint32\+\_\+t)0x00030000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+V\+B\+A\+TE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+T\+S\+V\+R\+E\+FE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{A\+D\+C\+\_\+\+C\+D\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+I\+N\+RQ}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+S\+L\+E\+EP}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+X\+FP}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+F\+LM}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+N\+A\+RT}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+W\+UM}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+A\+B\+OM}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+T\+T\+CM}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{C\+A\+N\+\_\+\+M\+C\+R\+\_\+\+R\+E\+S\+ET}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+I\+N\+AK}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+AK}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+E\+R\+RI}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+W\+K\+UI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+L\+A\+KI}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+T\+XM}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+R\+XM}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+S\+A\+MP}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{C\+A\+N\+\_\+\+M\+S\+R\+\_\+\+RX}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q0}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q1}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+R\+Q\+C\+P2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+X\+O\+K2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+L\+S\+T2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+E\+R\+R2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+A\+B\+R\+Q2}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+C\+O\+DE}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+ME}~((uint32\+\_\+t)0x1\+C000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E0}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E1}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+T\+M\+E2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+OW}~((uint32\+\_\+t)0x\+E0000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W0}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W1}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{C\+A\+N\+\_\+\+T\+S\+R\+\_\+\+L\+O\+W2}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+M\+P0}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+U\+L\+L0}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+F\+O\+V\+R0}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{C\+A\+N\+\_\+\+R\+F0\+R\+\_\+\+R\+F\+O\+M0}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+M\+P1}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+U\+L\+L1}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+F\+O\+V\+R1}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{C\+A\+N\+\_\+\+R\+F1\+R\+\_\+\+R\+F\+O\+M1}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+T\+M\+E\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E0}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+M\+P\+I\+E1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+F\+I\+E1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+F\+O\+V\+I\+E1}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+W\+G\+IE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+P\+V\+IE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+B\+O\+F\+IE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+L\+E\+C\+IE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+W\+K\+U\+IE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{C\+A\+N\+\_\+\+I\+E\+R\+\_\+\+S\+L\+K\+IE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+W\+GF}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+E\+P\+VF}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+B\+O\+FF}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+EC}~((uint32\+\_\+t)0x00000070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+L\+E\+C\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+T\+EC}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{C\+A\+N\+\_\+\+E\+S\+R\+\_\+\+R\+EC}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+B\+RP}~((uint32\+\_\+t)0x000003\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S1}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+T\+S2}~((uint32\+\_\+t)0x00700000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+JW}~((uint32\+\_\+t)0x03000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+L\+B\+KM}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{C\+A\+N\+\_\+\+B\+T\+R\+\_\+\+S\+I\+LM}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{C\+A\+N\+\_\+\+T\+I0\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{C\+A\+N\+\_\+\+T\+D\+T0\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{C\+A\+N\+\_\+\+T\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{C\+A\+N\+\_\+\+T\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{C\+A\+N\+\_\+\+T\+I1\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{C\+A\+N\+\_\+\+T\+D\+T1\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{C\+A\+N\+\_\+\+T\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{C\+A\+N\+\_\+\+T\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+T\+X\+RQ}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{C\+A\+N\+\_\+\+T\+I2\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+GT}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{C\+A\+N\+\_\+\+T\+D\+T2\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{C\+A\+N\+\_\+\+T\+D\+L2\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{C\+A\+N\+\_\+\+T\+D\+H2\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{C\+A\+N\+\_\+\+R\+I0\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+F\+MI}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{C\+A\+N\+\_\+\+R\+D\+T0\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{C\+A\+N\+\_\+\+R\+D\+L0\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{C\+A\+N\+\_\+\+R\+D\+H0\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+R\+TR}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+I\+DE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+E\+X\+ID}~((uint32\+\_\+t)0x001\+F\+F\+F\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{C\+A\+N\+\_\+\+R\+I1\+R\+\_\+\+S\+T\+ID}~((uint32\+\_\+t)0x\+F\+F\+E00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+D\+LC}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+F\+MI}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{C\+A\+N\+\_\+\+R\+D\+T1\+R\+\_\+\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A0}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A1}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{C\+A\+N\+\_\+\+R\+D\+L1\+R\+\_\+\+D\+A\+T\+A3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A5}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A6}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{C\+A\+N\+\_\+\+R\+D\+H1\+R\+\_\+\+D\+A\+T\+A7}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{C\+A\+N\+\_\+\+F\+M\+R\+\_\+\+F\+I\+N\+IT}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+BM}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{C\+A\+N\+\_\+\+F\+M1\+R\+\_\+\+F\+B\+M13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+SC}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{C\+A\+N\+\_\+\+F\+S1\+R\+\_\+\+F\+S\+C13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+FA}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{C\+A\+N\+\_\+\+F\+F\+A1\+R\+\_\+\+F\+F\+A13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+CT}~((uint16\+\_\+t)0x3\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T10}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T11}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T12}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{C\+A\+N\+\_\+\+F\+A1\+R\+\_\+\+F\+A\+C\+T13}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{C\+A\+N\+\_\+\+F0\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{C\+A\+N\+\_\+\+F1\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{C\+A\+N\+\_\+\+F2\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{C\+A\+N\+\_\+\+F3\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{C\+A\+N\+\_\+\+F4\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{C\+A\+N\+\_\+\+F5\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{C\+A\+N\+\_\+\+F6\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{C\+A\+N\+\_\+\+F7\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{C\+A\+N\+\_\+\+F8\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{C\+A\+N\+\_\+\+F9\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{C\+A\+N\+\_\+\+F10\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{C\+A\+N\+\_\+\+F11\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{C\+A\+N\+\_\+\+F12\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{C\+A\+N\+\_\+\+F13\+R1\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{C\+A\+N\+\_\+\+F0\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{C\+A\+N\+\_\+\+F1\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{C\+A\+N\+\_\+\+F2\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{C\+A\+N\+\_\+\+F3\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{C\+A\+N\+\_\+\+F4\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{C\+A\+N\+\_\+\+F5\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{C\+A\+N\+\_\+\+F6\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{C\+A\+N\+\_\+\+F7\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{C\+A\+N\+\_\+\+F8\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{C\+A\+N\+\_\+\+F9\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{C\+A\+N\+\_\+\+F10\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{C\+A\+N\+\_\+\+F11\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{C\+A\+N\+\_\+\+F12\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B20}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B21}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B22}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B23}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B24}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B25}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B26}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B27}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B28}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B29}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B30}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{C\+A\+N\+\_\+\+F13\+R2\+\_\+\+F\+B31}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{C\+R\+C\+\_\+\+D\+R\+\_\+\+DR}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+D\+IR}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+DE}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+T\+D\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+T\+D\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+D\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+D\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000018)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+E\+CB}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+C\+BC}~((uint32\+\_\+t)0x00000028)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+C\+TR}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+A\+L\+G\+O\+M\+O\+D\+E\+\_\+\+A\+E\+S\+\_\+\+K\+EY}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+PE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+ZE}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+K\+E\+Y\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+F\+F\+L\+U\+SH}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+C\+R\+\_\+\+C\+R\+Y\+P\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+I\+F\+EM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+I\+F\+NF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+O\+F\+NE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+O\+F\+FU}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+S\+R\+\_\+\+B\+U\+SY}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+D\+M\+A\+C\+R\+\_\+\+D\+I\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+D\+M\+A\+C\+R\+\_\+\+D\+O\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+I\+M\+S\+C\+R\+\_\+\+I\+N\+IM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+I\+M\+S\+C\+R\+\_\+\+O\+U\+T\+IM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+R\+I\+S\+R\+\_\+\+O\+U\+T\+R\+IS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+R\+I\+S\+R\+\_\+\+I\+N\+R\+IS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+M\+I\+S\+R\+\_\+\+I\+N\+M\+IS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R\+Y\+P\+\_\+\+M\+I\+S\+R\+\_\+\+O\+U\+T\+M\+IS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N1}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1}~((uint32\+\_\+t)0x00000038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L1\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E1\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P1\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+E\+N2}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{D\+A\+C\+\_\+\+C\+R\+\_\+\+B\+O\+F\+F2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+E\+N2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2}~((uint32\+\_\+t)0x00380000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+0}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+1}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{D\+A\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+L2\+\_\+2}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{D\+A\+C\+\_\+\+C\+R\+\_\+\+W\+A\+V\+E2\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{D\+A\+C\+\_\+\+C\+R\+\_\+\+M\+A\+M\+P2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{D\+A\+C\+\_\+\+C\+R\+\_\+\+D\+M\+A\+E\+N2}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G1}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{D\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+R\+\_\+\+S\+W\+T\+R\+I\+G2}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{D\+A\+C\+\_\+\+D\+H\+R12\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{D\+A\+C\+\_\+\+D\+H\+R12\+L1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{D\+A\+C\+\_\+\+D\+H\+R8\+R1\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{D\+A\+C\+\_\+\+D\+H\+R12\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{D\+A\+C\+\_\+\+D\+H\+R12\+L2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{D\+A\+C\+\_\+\+D\+H\+R8\+R2\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint32\+\_\+t)0x00000\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{D\+A\+C\+\_\+\+D\+H\+R12\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint32\+\_\+t)0x0\+F\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint32\+\_\+t)0x0000\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{D\+A\+C\+\_\+\+D\+H\+R12\+L\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint32\+\_\+t)0x\+F\+F\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C1\+D\+HR}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{D\+A\+C\+\_\+\+D\+H\+R8\+R\+D\+\_\+\+D\+A\+C\+C2\+D\+HR}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{D\+A\+C\+\_\+\+D\+O\+R1\+\_\+\+D\+A\+C\+C1\+D\+OR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{D\+A\+C\+\_\+\+D\+O\+R2\+\_\+\+D\+A\+C\+C2\+D\+OR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R1}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{D\+A\+C\+\_\+\+S\+R\+\_\+\+D\+M\+A\+U\+D\+R2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+A\+P\+T\+U\+RE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+CM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+R\+OP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+J\+P\+EG}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+SS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+P\+C\+K\+P\+OL}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+H\+S\+P\+OL}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+V\+S\+P\+OL}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+F\+C\+R\+C\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+F\+C\+R\+C\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+D\+M\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+D\+M\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+C\+RE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+C\+R\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+H\+S\+Y\+NC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+V\+S\+Y\+NC}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+S\+R\+\_\+\+F\+NE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+O\+V\+F\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+E\+R\+R\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+R\+I\+S\+R\+\_\+\+L\+I\+N\+E\+\_\+\+R\+IS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+O\+V\+F\+\_\+\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+E\+R\+R\+\_\+\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+O\+V\+F\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+E\+R\+R\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+E\+\_\+\+M\+IS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+O\+V\+F\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+E\+R\+R\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+C\+M\+I\+\_\+\+I\+C\+R\+\_\+\+L\+I\+N\+E\+\_\+\+I\+SC}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+EL}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+H\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+ST}~((uint32\+\_\+t)0x01800000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+B\+U\+R\+S\+T\+\_\+1}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+ST}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+B\+U\+R\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+A\+CK}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+CT}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+BM}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+PL}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+L\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+L\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+I\+N\+C\+OS}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+ZE}~((uint32\+\_\+t)0x00006000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+ZE}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+M\+I\+NC}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+I\+NC}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+C\+I\+RC}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+IR}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+I\+R\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+I\+R\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+P\+F\+C\+T\+RL}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+DT}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+N\+D\+T\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+E\+IE}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+FS}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+S\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+D\+M\+D\+IS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+TH}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F3}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F3}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F3}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F3}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F2}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F2}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F2}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F2}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F1}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F1}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+C\+I\+F0}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+H\+T\+I\+F0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+T\+E\+I\+F0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+S\+R\+\_\+\+F\+E\+I\+F0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F7}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F6}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F6}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F6}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F5}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F5}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F5}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F5}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+C\+I\+F4}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+H\+T\+I\+F4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+T\+E\+I\+F4}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+D\+M\+E\+I\+F4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+S\+R\+\_\+\+F\+E\+I\+F4}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F3}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F3}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F3}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F3}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F2}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F2}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F2}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F2}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F1}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F1}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F0}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+L\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F7}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F6}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F6}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F6}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F5}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F5}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F5}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F5}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+C\+I\+F4}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+H\+T\+I\+F4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+T\+E\+I\+F4}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+D\+M\+E\+I\+F4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+H\+I\+F\+C\+R\+\_\+\+C\+F\+E\+I\+F4}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+M\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{E\+X\+T\+I\+\_\+\+E\+M\+R\+\_\+\+M\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{E\+X\+T\+I\+\_\+\+R\+T\+S\+R\+\_\+\+T\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{E\+X\+T\+I\+\_\+\+F\+T\+S\+R\+\_\+\+T\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{E\+X\+T\+I\+\_\+\+S\+W\+I\+E\+R\+\_\+\+S\+W\+I\+E\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R8}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R9}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R10}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R11}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R12}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R13}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R14}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R15}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R16}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R17}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R18}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{E\+X\+T\+I\+\_\+\+P\+R\+\_\+\+P\+R19}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+CY}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0\+WS}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1\+WS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+2\+WS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+3\+WS}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+4\+WS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+5\+WS}~((uint32\+\_\+t)0x00000005)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+6\+WS}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+7\+WS}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+P\+R\+F\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+I\+C\+EN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+D\+C\+EN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+I\+C\+R\+ST}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+D\+C\+R\+ST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+B\+Y\+T\+E0\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40023\+C00)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40023\+C03)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+E\+OP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+S\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+W\+R\+P\+E\+RR}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+A\+E\+RR}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+P\+E\+RR}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+P\+G\+S\+E\+RR}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+S\+R\+\_\+\+B\+SY}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+PG}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+ER}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+M\+ER}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+N\+B\+\_\+3}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+P\+S\+I\+Z\+E\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+S\+T\+RT}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+E\+O\+P\+IE}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+C\+R\+\_\+\+L\+O\+CK}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+O\+P\+T\+L\+O\+CK}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+O\+P\+T\+S\+T\+RT}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+E\+V\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+E\+V\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+B\+O\+R\+\_\+\+L\+EV}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+W\+D\+G\+\_\+\+SW}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+D\+BY}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+\+R\+D\+P\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+O\+P\+T\+C\+R\+\_\+n\+W\+R\+P\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{F\+S\+M\+C\+\_\+\+B\+C\+R1\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{F\+S\+M\+C\+\_\+\+B\+C\+R2\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{F\+S\+M\+C\+\_\+\+B\+C\+R3\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+B\+K\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+U\+X\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+YP}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+T\+Y\+P\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+M\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+F\+A\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+B\+U\+R\+S\+T\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+P\+OL}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+A\+P\+M\+OD}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+C\+FG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+R\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+E\+X\+T\+M\+OD}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+A\+S\+Y\+N\+C\+W\+A\+IT}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{F\+S\+M\+C\+\_\+\+B\+C\+R4\+\_\+\+C\+B\+U\+R\+S\+T\+RW}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{F\+S\+M\+C\+\_\+\+B\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{F\+S\+M\+C\+\_\+\+B\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{F\+S\+M\+C\+\_\+\+B\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+RN}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+B\+U\+S\+T\+U\+R\+N\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{F\+S\+M\+C\+\_\+\+B\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R1\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R2\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R3\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+ET}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+S\+E\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+LD}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+D\+D\+H\+L\+D\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+ST}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+A\+S\+T\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+IV}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+C\+L\+K\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+AT}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+D\+A\+T\+L\+A\+T\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+OD}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{F\+S\+M\+C\+\_\+\+B\+W\+T\+R4\+\_\+\+A\+C\+C\+M\+O\+D\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{F\+S\+M\+C\+\_\+\+P\+C\+R2\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{F\+S\+M\+C\+\_\+\+P\+C\+R3\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+A\+I\+T\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+B\+K\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+T\+YP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+ID}~((uint32\+\_\+t)0x00000030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+P\+W\+I\+D\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+LR}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+1}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+2}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+C\+L\+R\+\_\+3}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+AR}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+T\+A\+R\+\_\+3}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+PS}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+0}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+1}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{F\+S\+M\+C\+\_\+\+P\+C\+R4\+\_\+\+E\+C\+C\+P\+S\+\_\+2}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{F\+S\+M\+C\+\_\+\+S\+R2\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{F\+S\+M\+C\+\_\+\+S\+R3\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+RS}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+LS}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+FS}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+R\+EN}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+L\+EN}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+I\+F\+EN}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{F\+S\+M\+C\+\_\+\+S\+R4\+\_\+\+F\+E\+M\+PT}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+S\+E\+T2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+W\+A\+I\+T2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+O\+L\+D2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M2\+\_\+\+M\+E\+M\+H\+I\+Z2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+S\+E\+T3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+W\+A\+I\+T3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+O\+L\+D3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M3\+\_\+\+M\+E\+M\+H\+I\+Z3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{F\+S\+M\+C\+\_\+\+P\+M\+E\+M4\+\_\+\+M\+E\+M\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+S\+E\+T2\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+W\+A\+I\+T2\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+O\+L\+D2\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T2\+\_\+\+A\+T\+T\+H\+I\+Z2\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+S\+E\+T3\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+W\+A\+I\+T3\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+O\+L\+D3\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T3\+\_\+\+A\+T\+T\+H\+I\+Z3\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{F\+S\+M\+C\+\_\+\+P\+A\+T\+T4\+\_\+\+A\+T\+T\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+S\+E\+T4\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+W\+A\+I\+T4\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4}~((uint32\+\_\+t)0x00\+F\+F0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+O\+L\+D4\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4}~((uint32\+\_\+t)0x\+F\+F000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+4}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+5}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+6}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{F\+S\+M\+C\+\_\+\+P\+I\+O4\+\_\+\+I\+O\+H\+I\+Z4\+\_\+7}~((uint32\+\_\+t)0x80000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{F\+S\+M\+C\+\_\+\+E\+C\+C\+R2\+\_\+\+E\+C\+C2}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{F\+S\+M\+C\+\_\+\+E\+C\+C\+R3\+\_\+\+E\+C\+C3}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+R\+\_\+\+M\+O\+D\+E\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+T\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+S\+P\+E\+E\+D\+E\+R\+\_\+\+O\+S\+P\+E\+E\+D\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+U\+P\+D\+R\+\_\+\+P\+U\+P\+D\+R15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+0}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+0
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+1}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+1
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+2}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+2
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+3}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+3
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+4}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+4
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+5}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+5
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+6}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+6
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+7}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+7
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+8}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+8
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+9}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+9
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+10}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+10
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+11}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+11
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+12}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+12
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+13}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+13
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+14}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+14
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+I\+D\+R\+\_\+15}~G\+P\+I\+O\+\_\+\+I\+D\+R\+\_\+\+I\+D\+R\+\_\+15
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+0}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+0
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+1}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+1
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+2}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+2
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+3}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+3
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+4}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+4
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+5}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+5
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+6}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+6
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+7}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+7
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+8}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+8
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+9}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+9
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+10}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+10
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+11}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+11
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+12}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+12
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+13}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+13
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+14}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+14
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+O\+T\+Y\+P\+E\+R\+\_\+\+O\+D\+R\+\_\+15}~G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+D\+R\+\_\+15
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+S\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+12}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+13}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+14}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+S\+R\+R\+\_\+\+B\+R\+\_\+15}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+I\+N\+IT}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+M\+AE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+PE}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+A\+T\+A\+T\+Y\+P\+E\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+A\+L\+GO}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+BW}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+N\+B\+W\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+D\+I\+N\+NE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+C\+R\+\_\+\+L\+K\+EY}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+BW}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+N\+B\+W\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+T\+R\+\_\+\+D\+C\+AL}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+I\+M\+R\+\_\+\+D\+I\+N\+IM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+I\+M\+R\+\_\+\+D\+C\+IM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+I\+N\+IS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+C\+IS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+D\+M\+AS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries H\+A\+S\+H\+\_\+\+S\+R\+\_\+\+B\+U\+SY}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+A\+RT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+T\+OP}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+OS}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+C\+R1\+\_\+\+P\+EC}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+C\+R1\+\_\+\+A\+L\+E\+RT}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+C\+R1\+\_\+\+S\+W\+R\+ST}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+EQ}~((uint16\+\_\+t)0x003\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+C\+R2\+\_\+\+F\+R\+E\+Q\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+C\+R2\+\_\+\+L\+A\+ST}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1\+\_\+7}~((uint16\+\_\+t)0x00\+F\+E)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8\+\_\+9}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D8}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D9}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+A\+D\+D2}~((uint8\+\_\+t)0x\+F\+E)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+D\+R\+\_\+\+DR}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+S\+R1\+\_\+\+SB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+DR}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+TF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+D\+D10}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+T\+O\+PF}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+S\+R1\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+S\+R1\+\_\+\+B\+E\+RR}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+S\+R1\+\_\+\+A\+R\+LO}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+S\+R1\+\_\+\+AF}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+S\+R1\+\_\+\+O\+VR}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+S\+R1\+\_\+\+P\+E\+C\+E\+RR}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+S\+R1\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+S\+R1\+\_\+\+S\+M\+B\+A\+L\+E\+RT}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+S\+R2\+\_\+\+M\+SL}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+S\+R2\+\_\+\+B\+U\+SY}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+S\+R2\+\_\+\+T\+RA}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+S\+R2\+\_\+\+G\+E\+N\+C\+A\+LL}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+S\+R2\+\_\+\+S\+M\+B\+H\+O\+ST}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+S\+R2\+\_\+\+D\+U\+A\+LF}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+S\+R2\+\_\+\+P\+EC}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+D\+U\+TY}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+C\+C\+R\+\_\+\+FS}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+T\+R\+I\+S\+E\+\_\+\+T\+R\+I\+SE}~((uint8\+\_\+t)0x3\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{I\+W\+D\+G\+\_\+\+K\+R\+\_\+\+K\+EY}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+PR}~((uint8\+\_\+t)0x07)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL}~((uint16\+\_\+t)0x0\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+P\+VU}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{I\+W\+D\+G\+\_\+\+S\+R\+\_\+\+R\+VU}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+D\+DS}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+W\+UF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{P\+W\+R\+\_\+\+C\+R\+\_\+\+C\+S\+BF}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+DE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+LS}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+2}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}~((uint16\+\_\+t)0x00\+A0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V7}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+BP}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+DS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+M\+O\+DE}~\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+OS}
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+W\+UF}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+S\+BF}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+P\+V\+DO}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RR}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+UP}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+R\+E\+G\+R\+DY}~\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+V\+O\+S\+R\+DY}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+ON}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+R\+DY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+IM}~((uint32\+\_\+t)0x000000\+F8)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+3}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+4}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+AL}~((uint32\+\_\+t)0x0000\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+C\+A\+L\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+ON}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+R\+DY}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+B\+YP}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+C\+S\+S\+ON}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+R\+DY}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+ON}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LM}~((uint32\+\_\+t)0x0000003\+F)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LN}~((uint32\+\_\+t)0x00007\+F\+C0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+3}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+4}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+6}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+7}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+N\+\_\+8}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LP}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+P\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+P\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LQ}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+Q\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}~((uint32\+\_\+t)0x00000003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+RE}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+3}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00001400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00001800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+RE}~((uint32\+\_\+t)0x001\+F0000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+R\+E\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+RC}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}~((uint32\+\_\+t)0x07000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+RE}~((uint32\+\_\+t)0x38000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+R\+E\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+YF}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+YF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+YF}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+YF}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+YF}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+YF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+C\+S\+SF}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+Y\+IE}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+I\+R\+D\+YC}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+L\+S\+E\+R\+D\+YC}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+I\+R\+D\+YC}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+H\+S\+E\+R\+D\+YC}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+R\+D\+YC}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+I2\+S\+R\+D\+YC}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+C\+S\+SC}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+A\+R\+ST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+B\+R\+ST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+C\+R\+ST}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+D\+R\+ST}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+E\+R\+ST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+F\+R\+ST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+G\+R\+ST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+H\+R\+ST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+I\+R\+ST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A1\+R\+ST}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A2\+R\+ST}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+ST}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+O\+T\+G\+H\+R\+ST}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+D\+C\+M\+I\+R\+ST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+C\+R\+Y\+P\+R\+ST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+H\+S\+A\+H\+R\+ST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+R\+N\+G\+R\+ST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+O\+T\+G\+F\+S\+R\+ST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+F\+S\+M\+C\+R\+ST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M2\+R\+ST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M3\+R\+ST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M4\+R\+ST}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M5\+R\+ST}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M6\+R\+ST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M7\+R\+ST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M12\+R\+ST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M13\+R\+ST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M14\+R\+ST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+W\+W\+D\+G\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I2\+R\+ST}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I3\+R\+ST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T2\+R\+ST}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T3\+R\+ST}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T4\+R\+ST}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T5\+R\+ST}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C1\+R\+ST}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C2\+R\+ST}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C3\+R\+ST}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N1\+R\+ST}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N2\+R\+ST}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+P\+W\+R\+R\+ST}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+D\+A\+C\+R\+ST}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M1\+R\+ST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M8\+R\+ST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T1\+R\+ST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T6\+R\+ST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+A\+D\+C\+R\+ST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+D\+I\+O\+R\+ST}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1\+R\+ST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+R\+ST}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M9\+R\+ST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M10\+R\+ST}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M11\+R\+ST}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1}~R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I1\+R\+ST
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+I\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+T\+X\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+X\+EN}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+P\+T\+P\+EN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+EN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+EN}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+D\+C\+M\+I\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+C\+R\+Y\+P\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+H\+A\+S\+H\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+S\+M\+C\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M2\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M4\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M6\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M7\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M12\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M13\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I3\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+EN}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C3\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N1\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N2\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+D\+A\+C\+EN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M8\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C2\+EN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C3\+EN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+D\+I\+O\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M10\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+L\+P\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+I\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M1\+L\+P\+EN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M2\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A2\+L\+P\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+L\+P\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+T\+X\+L\+P\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+R\+X\+L\+P\+EN}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+E\+T\+H\+M\+A\+C\+P\+T\+P\+L\+P\+EN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+L\+P\+EN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+L\+P\+EN}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+C\+R\+Y\+P\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+H\+A\+S\+H\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+S\+M\+C\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M3\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M4\+L\+P\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M6\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M7\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M12\+L\+P\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M13\+L\+P\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M14\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I3\+L\+P\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+L\+P\+EN}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+L\+P\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C3\+L\+P\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N1\+L\+P\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N2\+L\+P\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+A\+C\+L\+P\+EN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M8\+L\+P\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+L\+P\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+L\+P\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C1\+L\+P\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C2\+P\+EN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C3\+L\+P\+EN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+D\+I\+O\+L\+P\+EN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I1\+L\+P\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M9\+L\+P\+EN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M10\+L\+P\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M11\+L\+P\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+ON}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+R\+DY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+B\+YP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+ST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+ON}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+R\+DY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+R\+M\+VF}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+B\+O\+R\+R\+S\+TF}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+P\+A\+D\+R\+S\+TF}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+P\+O\+R\+R\+S\+TF}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+S\+F\+T\+R\+S\+TF}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+W\+D\+G\+R\+S\+TF}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+W\+W\+D\+G\+R\+S\+TF}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+P\+W\+R\+R\+S\+TF}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+M\+O\+D\+P\+ER}~((uint32\+\_\+t)0x00001\+F\+F\+F)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+I\+N\+C\+S\+T\+EP}~((uint32\+\_\+t)0x0\+F\+F\+F\+E000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+S\+P\+R\+E\+A\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+S\+C\+G\+R\+\_\+\+S\+S\+C\+G\+EN}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+SN}~((uint32\+\_\+t)0x00007\+F\+C0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+SR}~((uint32\+\_\+t)0x70000000)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+C\+R\+\_\+\+R\+N\+G\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+C\+R\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+D\+R\+DY}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+C\+E\+CS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+S\+E\+CS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+C\+E\+IS}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+N\+G\+\_\+\+S\+R\+\_\+\+S\+E\+IS}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+YT}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+T\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+YU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+Y\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+DU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+W\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+M\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+D\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+OE}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+EL}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+P\+OL}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+O\+S\+EL}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+B\+CK}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+B1H}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+D\+D1H}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+S\+IE}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+T\+IE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+B\+IE}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+A\+IE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+SE}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+TE}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+BE}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+A\+L\+R\+AE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+D\+CE}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+F\+MT}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+B\+Y\+P\+S\+H\+AD}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+R\+E\+F\+C\+K\+ON}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+T\+S\+E\+D\+GE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+EL}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+U\+C\+K\+S\+E\+L\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+R\+E\+C\+A\+L\+PF}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+A\+M\+P1F}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+S\+O\+VF}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+T\+SF}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+W\+U\+TF}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+BF}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+AF}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+IT}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+I\+TF}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+R\+SF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+I\+N\+I\+TS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+S\+H\+PF}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+W\+U\+T\+WF}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+B\+WF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+I\+S\+R\+\_\+\+A\+L\+R\+A\+WF}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+P\+R\+E\+R\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+A}~((uint32\+\_\+t)0x007\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+P\+R\+E\+R\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+S}~((uint32\+\_\+t)0x00001\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+W\+U\+T\+R\+\_\+\+W\+UT}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+I\+B\+R\+\_\+\+D\+CS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+I\+B\+R\+\_\+\+DC}~((uint32\+\_\+t)0x0000001\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K4}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+W\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+M\+S\+K1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K4}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+W\+D\+S\+EL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+M\+S\+K1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+W\+P\+R\+\_\+\+K\+EY}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+H\+I\+F\+T\+R\+\_\+\+S\+U\+B\+FS}~((uint32\+\_\+t)0x00007\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+S\+H\+I\+F\+T\+R\+\_\+\+A\+D\+D1S}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+T\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+T\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+H\+U\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+NT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+T\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+NU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+M\+N\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+T\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+SU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+T\+R\+\_\+\+S\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+DU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+W\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+M\+U\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+T\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+T\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+DU}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+D\+R\+\_\+\+D\+U\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+LP}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+W8}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+W16}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+LM}~((uint32\+\_\+t)0x000001\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+C\+A\+L\+R\+\_\+\+C\+A\+L\+M\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+A\+L\+A\+R\+M\+O\+U\+T\+T\+Y\+PE}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+S\+I\+N\+S\+EL}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+I\+N\+S\+EL}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+U\+D\+IS}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+CH}~((uint32\+\_\+t)0x00006000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+C\+H\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+P\+R\+C\+H\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+LT}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+L\+T\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+L\+T\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+EQ}~((uint32\+\_\+t)0x00000700)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+F\+R\+E\+Q\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+TS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P1\+T\+RG}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+F\+C\+R\+\_\+\+T\+A\+M\+P1E}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+SS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+A\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+SS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+M\+A\+S\+K\+S\+S\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+A\+L\+R\+M\+B\+S\+S\+R\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P0R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P1R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P2R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P3R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P4R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P5R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P6R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P7R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P8R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P9R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P10R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P11R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P12R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P13R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P14R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P15R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P16R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P17R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P18R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries R\+T\+C\+\_\+\+B\+K\+P19R}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+RL}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{S\+D\+I\+O\+\_\+\+P\+O\+W\+E\+R\+\_\+\+P\+W\+R\+C\+T\+R\+L\+\_\+1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+D\+IV}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+US}~((uint16\+\_\+t)0x1800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{S\+D\+I\+O\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{S\+D\+I\+O\+\_\+\+A\+R\+G\+\_\+\+C\+M\+D\+A\+RG}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+M\+D\+I\+N\+D\+EX}~((uint16\+\_\+t)0x003\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+E\+N\+C\+M\+D\+C\+O\+M\+PL}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+N\+I\+EN}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{S\+D\+I\+O\+\_\+\+C\+M\+D\+\_\+\+C\+E\+A\+T\+A\+C\+MD}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P\+C\+M\+D\+\_\+\+R\+E\+S\+P\+C\+MD}~((uint8\+\_\+t)0x3\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P0\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S0}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P1\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S1}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P2\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S2}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P3\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S3}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{S\+D\+I\+O\+\_\+\+R\+E\+S\+P4\+\_\+\+C\+A\+R\+D\+S\+T\+A\+T\+U\+S4}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{S\+D\+I\+O\+\_\+\+D\+T\+I\+M\+E\+R\+\_\+\+D\+A\+T\+A\+T\+I\+ME}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{S\+D\+I\+O\+\_\+\+D\+L\+E\+N\+\_\+\+D\+A\+T\+A\+L\+E\+N\+G\+TH}~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+ZE}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{S\+D\+I\+O\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{S\+D\+I\+O\+\_\+\+D\+C\+O\+U\+N\+T\+\_\+\+D\+A\+T\+A\+C\+O\+U\+NT}~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+T\+B\+I\+T\+E\+RR}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{S\+D\+I\+O\+\_\+\+S\+T\+A\+\_\+\+C\+E\+A\+T\+A\+E\+ND}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+C\+R\+C\+F\+A\+I\+LC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+C\+R\+C\+F\+A\+I\+LC}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+T\+I\+M\+E\+O\+U\+TC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+T\+I\+M\+E\+O\+U\+TC}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+T\+X\+U\+N\+D\+E\+R\+RC}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+R\+X\+O\+V\+E\+R\+RC}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+R\+E\+N\+DC}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+M\+D\+S\+E\+N\+TC}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+A\+T\+A\+E\+N\+DC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+T\+B\+I\+T\+E\+R\+RC}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+D\+B\+C\+K\+E\+N\+DC}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+S\+D\+I\+O\+I\+TC}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{S\+D\+I\+O\+\_\+\+I\+C\+R\+\_\+\+C\+E\+A\+T\+A\+E\+N\+DC}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+C\+R\+C\+F\+A\+I\+L\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+C\+R\+C\+F\+A\+I\+L\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+T\+I\+M\+E\+O\+U\+T\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+T\+I\+M\+E\+O\+U\+T\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+U\+N\+D\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+O\+V\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+R\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+S\+E\+N\+T\+IE}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+A\+T\+A\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+T\+B\+I\+T\+E\+R\+R\+IE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+D\+B\+C\+K\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+M\+D\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+A\+C\+T\+IE}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+H\+E\+IE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+H\+F\+IE}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+F\+IE}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+F\+IE}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+F\+I\+F\+O\+E\+IE}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+F\+I\+F\+O\+E\+IE}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+T\+X\+D\+A\+V\+L\+IE}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+R\+X\+D\+A\+V\+L\+IE}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+S\+D\+I\+O\+I\+T\+IE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{S\+D\+I\+O\+\_\+\+M\+A\+S\+K\+\_\+\+C\+E\+A\+T\+A\+E\+N\+D\+IE}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+C\+N\+T\+\_\+\+F\+I\+F\+O\+C\+O\+U\+NT}~((uint32\+\_\+t)0x00\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{S\+D\+I\+O\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+F\+O\+D\+A\+TA}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+OL}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+M\+S\+TR}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+BR}~((uint16\+\_\+t)0x0038)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+0}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+1}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+R\+\_\+2}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+L\+S\+B\+F\+I\+R\+ST}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SI}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+S\+SM}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+R\+X\+O\+N\+LY}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+D\+FF}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+N\+E\+XT}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+R\+C\+EN}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+OE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+B\+I\+D\+I\+M\+O\+DE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+D\+M\+A\+EN}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+D\+M\+A\+EN}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+S\+S\+OE}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+H\+S\+I\+DE}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{S\+P\+I\+\_\+\+S\+R\+\_\+\+U\+DR}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{S\+P\+I\+\_\+\+D\+R\+\_\+\+DR}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{S\+P\+I\+\_\+\+C\+R\+C\+P\+R\+\_\+\+C\+R\+C\+P\+O\+LY}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{S\+P\+I\+\_\+\+R\+X\+C\+R\+C\+R\+\_\+\+R\+X\+C\+RC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{S\+P\+I\+\_\+\+T\+X\+C\+R\+C\+R\+\_\+\+T\+X\+C\+RC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+H\+L\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+EN}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+0}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+D\+A\+T\+L\+E\+N\+\_\+1}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+C\+K\+P\+OL}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+TD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+T\+D\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+P\+C\+M\+S\+Y\+NC}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+FG}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+C\+F\+G\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+SE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{S\+P\+I\+\_\+\+I2\+S\+C\+F\+G\+R\+\_\+\+I2\+S\+M\+OD}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+I2\+S\+D\+IV}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+O\+DD}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+II}~\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{S\+Y\+S\+C\+F\+G\+\_\+\+P\+M\+C\+\_\+\+M\+I\+I\+\_\+\+R\+M\+I\+I\+\_\+\+S\+EL}
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I0 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I0\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I1 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I1\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I2 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I2\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I3 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R1\+\_\+\+E\+X\+T\+I3\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I4 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I4\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I5 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I5\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I6 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I6\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I7 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R2\+\_\+\+E\+X\+T\+I7\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I8 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I8\+\_\+\+PI}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I9 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I9\+\_\+\+PI}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I10 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I10\+\_\+\+PI}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I11 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I11\+\_\+\+PI}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I12 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PB}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PC}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PD}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PF}~((uint16\+\_\+t)0x0005)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I12\+\_\+\+PG}~((uint16\+\_\+t)0x0006)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6bacbf87e34c3f3af8ad4adf0599ce81}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I12\+\_\+\+PH}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I13 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PB}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PC}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PD}~((uint16\+\_\+t)0x0030)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PF}~((uint16\+\_\+t)0x0050)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I13\+\_\+\+PG}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5088d8b62be3faaf7853907f82ba0084}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I13\+\_\+\+PH}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I14 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PB}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PC}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PF}~((uint16\+\_\+t)0x0500)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I14\+\_\+\+PG}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga460355223eb849c797abfaa3dc1c717e}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I14\+\_\+\+PH}~((uint16\+\_\+t)0x0700)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PA}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em E\+X\+T\+I15 configuration. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PB}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PC}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PD}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PF}~((uint16\+\_\+t)0x5000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R4\+\_\+\+E\+X\+T\+I15\+\_\+\+PG}~((uint16\+\_\+t)0x6000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga036482d96f0cabeddf2702777058cfc7}{S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+C\+R3\+\_\+\+E\+X\+T\+I15\+\_\+\+PH}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+C\+M\+P\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{S\+Y\+S\+C\+F\+G\+\_\+\+C\+M\+P\+C\+R\+\_\+\+R\+E\+A\+DY}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+D\+IS}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+PC}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+DS}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+MS}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S2N}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S3N}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S4}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+MS}~((uint16\+\_\+t)0x0007)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+M\+SM}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TF}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+F\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+CE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2S}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C2\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2M}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C2\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC}~((uint16\+\_\+t)0x000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+SC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C2\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3S}~((uint16\+\_\+t)0x0003)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C3\+S\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+FE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+PE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3M}~((uint16\+\_\+t)0x0070)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+M\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C3\+CE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4S}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+C\+C4\+S\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+FE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+PE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4M}~((uint16\+\_\+t)0x7000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+M\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+O\+C4\+CE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+SC}~((uint16\+\_\+t)0x000\+C)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3F}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+0}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+1}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+2}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C3\+F\+\_\+3}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+SC}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4F}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+2}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{T\+I\+M\+\_\+\+C\+C\+M\+R2\+\_\+\+I\+C4\+F\+\_\+3}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2P}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NP}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3P}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NP}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4P}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4\+NP}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{T\+I\+M\+\_\+\+C\+N\+T\+\_\+\+C\+NT}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{T\+I\+M\+\_\+\+P\+S\+C\+\_\+\+P\+SC}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{T\+I\+M\+\_\+\+A\+R\+R\+\_\+\+A\+RR}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{T\+I\+M\+\_\+\+R\+C\+R\+\_\+\+R\+EP}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{T\+I\+M\+\_\+\+C\+C\+R1\+\_\+\+C\+C\+R1}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{T\+I\+M\+\_\+\+C\+C\+R2\+\_\+\+C\+C\+R2}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{T\+I\+M\+\_\+\+C\+C\+R3\+\_\+\+C\+C\+R3}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{T\+I\+M\+\_\+\+C\+C\+R4\+\_\+\+C\+C\+R4}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+TG}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+D\+T\+G\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BA}~((uint16\+\_\+t)0x001\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+A\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+BL}~((uint16\+\_\+t)0x1\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+0}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+1}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+2}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+3}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{T\+I\+M\+\_\+\+D\+C\+R\+\_\+\+D\+B\+L\+\_\+4}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{T\+I\+M\+\_\+\+D\+M\+A\+R\+\_\+\+D\+M\+AB}~((uint16\+\_\+t)0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+MP}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+MP}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+0}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{T\+I\+M\+\_\+\+O\+R\+\_\+\+I\+T\+R1\+\_\+\+R\+M\+P\+\_\+1}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{U\+S\+A\+R\+T\+\_\+\+D\+R\+\_\+\+DR}~((uint16\+\_\+t)0x01\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Fraction}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{U\+S\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+D\+I\+V\+\_\+\+Mantissa}~((uint16\+\_\+t)0x\+F\+F\+F0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+S\+BK}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+WU}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+DD}~((uint16\+\_\+t)0x000\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+I\+N\+EN}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+EN}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+I\+R\+LP}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+S\+C\+EN}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+SC}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+P\+S\+C\+\_\+7}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{U\+S\+A\+R\+T\+\_\+\+G\+T\+P\+R\+\_\+\+GT}~((uint16\+\_\+t)0x\+F\+F00)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}~((uint8\+\_\+t)0x7\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T0}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T1}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T2}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T3}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T4}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T5}~((uint8\+\_\+t)0x20)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T6}~((uint8\+\_\+t)0x40)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}~((uint16\+\_\+t)0x007\+F)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W0}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W1}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W3}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W4}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W5}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W6}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}~((uint16\+\_\+t)0x0180)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B0}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B1}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+D\+E\+\_\+\+D\+E\+V\+\_\+\+ID}~((uint32\+\_\+t)0x00000\+F\+F\+F)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+D\+E\+\_\+\+R\+E\+V\+\_\+\+ID}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+L\+E\+EP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+S\+T\+A\+N\+D\+BY}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+I\+O\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+DE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+T\+R\+A\+C\+E\+\_\+\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+E\+G\+\_\+\+S\+T\+OP}~D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+WD}~((uint32\+\_\+t)0x00800000)  /$\ast$ Watchdog disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+JD}~((uint32\+\_\+t)0x00400000)  /$\ast$ Jabber disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+FG}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Inter-\/frame gap $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+96\+Bit}~((uint32\+\_\+t)0x00000000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 96\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+88\+Bit}~((uint32\+\_\+t)0x00020000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 88\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+80\+Bit}~((uint32\+\_\+t)0x00040000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 80\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+72\+Bit}~((uint32\+\_\+t)0x00060000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 72\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+64\+Bit}~((uint32\+\_\+t)0x00080000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 64\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+56\+Bit}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 56\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+48\+Bit}~((uint32\+\_\+t)0x000\+C0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 48\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+F\+G\+\_\+40\+Bit}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Minimum I\+F\+G between frames during transmission is 40\+Bit $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+C\+SD}~((uint32\+\_\+t)0x00010000)  /$\ast$ Carrier sense disable (during transmission) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+F\+ES}~((uint32\+\_\+t)0x00004000)  /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+R\+OD}~((uint32\+\_\+t)0x00002000)  /$\ast$ Receive own disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+LM}~((uint32\+\_\+t)0x00001000)  /$\ast$ loopback mode $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+DM}~((uint32\+\_\+t)0x00000800)  /$\ast$ Duplex mode $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+I\+P\+CO}~((uint32\+\_\+t)0x00000400)  /$\ast$ I\+P Checksum offload $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+RD}~((uint32\+\_\+t)0x00000200)  /$\ast$ Retry disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+A\+P\+CS}~((uint32\+\_\+t)0x00000080)  /$\ast$ Automatic Pad/\+C\+R\+C stripping $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+BL}
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+10}~((uint32\+\_\+t)0x00000000)  /$\ast$ k = min (n, 10) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+8}~((uint32\+\_\+t)0x00000020)  /$\ast$ k = min (n, 8) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+4}~((uint32\+\_\+t)0x00000040)  /$\ast$ k = min (n, 4) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+B\+L\+\_\+1}~((uint32\+\_\+t)0x00000060)  /$\ast$ k = min (n, 1) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+DC}~((uint32\+\_\+t)0x00000010)  /$\ast$ Defferal check $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+TE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmitter enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+C\+R\+\_\+\+RE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receiver enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+RA}~((uint32\+\_\+t)0x80000000)  /$\ast$ Receive all $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+H\+PF}~((uint32\+\_\+t)0x00000400)  /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+S\+AF}~((uint32\+\_\+t)0x00000200)  /$\ast$ Source address filter enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+S\+A\+IF}~((uint32\+\_\+t)0x00000100)  /$\ast$ S\+A inverse filtering $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+CF}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ Pass control frames\+: 3 cases $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Block\+All}~((uint32\+\_\+t)0x00000040)  /$\ast$ M\+A\+C filters all control frames from reaching the application $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Forward\+All}~((uint32\+\_\+t)0x00000080)  /$\ast$ M\+A\+C forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+C\+F\+\_\+\+Forward\+Passed\+Addr\+Filter}~((uint32\+\_\+t)0x000000\+C0)  /$\ast$ M\+A\+C forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+B\+FD}~((uint32\+\_\+t)0x00000020)  /$\ast$ Broadcast frame disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+P\+AM}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+D\+A\+IF}~((uint32\+\_\+t)0x00000008)  /$\ast$ D\+A Inverse filtering $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+HM}~((uint32\+\_\+t)0x00000004)  /$\ast$ Hash multicast $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+HU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Hash unicast $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+F\+R\+\_\+\+PM}~((uint32\+\_\+t)0x00000001)  /$\ast$ Promiscuous mode $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+H\+T\+H\+R\+\_\+\+H\+TH}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Hash table high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+H\+T\+L\+R\+\_\+\+H\+TL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Hash table low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+PA}~((uint32\+\_\+t)0x0000\+F800)  /$\ast$ Physical layer address $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MR}~((uint32\+\_\+t)0x000007\+C0)  /$\ast$ M\+I\+I register in the selected P\+H\+Y $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+CR}~((uint32\+\_\+t)0x0000001\+C)  /$\ast$ C\+R clock range\+: 6 cases $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div42}~((uint32\+\_\+t)0x00000000)  /$\ast$ H\+C\+L\+K\+:60-\/100 M\+Hz; M\+D\+C clock= H\+C\+L\+K/42 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div62}~((uint32\+\_\+t)0x00000004)  /$\ast$ H\+C\+L\+K\+:100-\/150 M\+Hz; M\+D\+C clock= H\+C\+L\+K/62 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div16}~((uint32\+\_\+t)0x00000008)  /$\ast$ H\+C\+L\+K\+:20-\/35 M\+Hz; M\+D\+C clock= H\+C\+L\+K/16 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div26}~((uint32\+\_\+t)0x0000000\+C)  /$\ast$ H\+C\+L\+K\+:35-\/60 M\+Hz; M\+D\+C clock= H\+C\+L\+K/26 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+C\+R\+\_\+\+Div102}~((uint32\+\_\+t)0x00000010)  /$\ast$ H\+C\+L\+K\+:150-\/168 M\+Hz; M\+D\+C clock= H\+C\+L\+K/102 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MW}~((uint32\+\_\+t)0x00000002)  /$\ast$ M\+I\+I write $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+A\+R\+\_\+\+MB}~((uint32\+\_\+t)0x00000001)  /$\ast$ M\+I\+I busy $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+M\+I\+I\+D\+R\+\_\+\+MD}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+I\+I data\+: read/write data from/to P\+H\+Y $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+PT}~((uint32\+\_\+t)0x\+F\+F\+F\+F0000)  /$\ast$ Pause time $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+Z\+Q\+PD}~((uint32\+\_\+t)0x00000080)  /$\ast$ Zero-\/quanta pause disable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+LT}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause low threshold\+: 4 cases $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus4}~((uint32\+\_\+t)0x00000000)  /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus28}~((uint32\+\_\+t)0x00000010)  /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus144}~((uint32\+\_\+t)0x00000020)  /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+P\+L\+T\+\_\+\+Minus256}~((uint32\+\_\+t)0x00000030)  /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+U\+P\+FD}~((uint32\+\_\+t)0x00000008)  /$\ast$ Unicast pause frame detect $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+R\+F\+CE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Receive flow control enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+T\+F\+CE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit flow control enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+F\+C\+R\+\_\+\+F\+C\+B\+B\+PA}~((uint32\+\_\+t)0x00000001)  /$\ast$ Flow control busy/backpressure activate $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+V\+L\+A\+N\+T\+R\+\_\+\+V\+L\+A\+N\+TC}~((uint32\+\_\+t)0x00010000)  /$\ast$ 12-\/bit V\+L\+A\+N tag comparison $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+V\+L\+A\+N\+T\+R\+\_\+\+V\+L\+A\+N\+TI}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ V\+L\+A\+N tag identifier (for receive frames) $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+R\+W\+U\+F\+F\+R\+\_\+D}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Wake-\/up frame filter register data $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+F\+F\+R\+PR}~((uint32\+\_\+t)0x80000000)  /$\ast$ Wake-\/\+Up Frame Filter Register Pointer Reset $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+GU}~((uint32\+\_\+t)0x00000200)  /$\ast$ Global Unicast $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+FR}~((uint32\+\_\+t)0x00000040)  /$\ast$ Wake-\/\+Up Frame Received $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+M\+PR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Magic Packet Received $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+W\+FE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Wake-\/\+Up Frame Enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+M\+PE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+P\+M\+T\+C\+S\+R\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)  /$\ast$ Power Down $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+T\+S\+TS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+C\+TS}~((uint32\+\_\+t)0x00000040)  /$\ast$ M\+M\+C transmit status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+M\+C\+RS}~((uint32\+\_\+t)0x00000020)  /$\ast$ M\+M\+C receive status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+M\+M\+CS}~((uint32\+\_\+t)0x00000010)  /$\ast$ M\+M\+C status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+S\+R\+\_\+\+P\+M\+TS}~((uint32\+\_\+t)0x00000008)  /$\ast$ P\+M\+T status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+I\+M\+R\+\_\+\+T\+S\+T\+IM}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp trigger interrupt mask $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+I\+M\+R\+\_\+\+P\+M\+T\+IM}~((uint32\+\_\+t)0x00000008)  /$\ast$ P\+M\+T interrupt mask $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A0\+H\+R\+\_\+\+M\+A\+C\+A0H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address0 high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A0\+L\+R\+\_\+\+M\+A\+C\+A0L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address0 low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control\+: bits to mask for comparison of the M\+A\+C Address bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+H\+R\+\_\+\+M\+A\+C\+A1H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A1\+L\+R\+\_\+\+M\+A\+C\+A1L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}70\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+H\+R\+\_\+\+M\+A\+C\+A2H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address1 high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A2\+L\+R\+\_\+\+M\+A\+C\+A2L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address2 low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+BC}~((uint32\+\_\+t)0x3\+F000000)  /$\ast$ Mask byte control $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+H\+Bits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /$\ast$ Mask M\+A\+C Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+B\+C\+\_\+\+L\+Bits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /$\ast$ Mask M\+A\+C Address low reg bits \mbox{[}70\mbox{]} $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+H\+R\+\_\+\+M\+A\+C\+A3H}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ M\+A\+C address3 high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+A3\+L\+R\+\_\+\+M\+A\+C\+A3L}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ M\+A\+C address3 low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+C\+F\+HP}~((uint32\+\_\+t)0x00000020)  /$\ast$ M\+M\+C counter Full-\/\+Half preset $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+CP}~((uint32\+\_\+t)0x00000010)  /$\ast$ M\+M\+C counter preset $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+M\+CF}~((uint32\+\_\+t)0x00000008)  /$\ast$ M\+M\+C Counter Freeze $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+R\+OR}~((uint32\+\_\+t)0x00000004)  /$\ast$ Reset on Read $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+C\+SR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+C\+R\+\_\+\+CR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Counters Reset $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+G\+U\+FS}~((uint32\+\_\+t)0x00020000)  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+F\+A\+ES}~((uint32\+\_\+t)0x00000040)  /$\ast$ Set when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+R\+\_\+\+R\+F\+C\+ES}~((uint32\+\_\+t)0x00000020)  /$\ast$ Set when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+FS}~((uint32\+\_\+t)0x00200000)  /$\ast$ Set when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+F\+M\+S\+CS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Set when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+R\+\_\+\+T\+G\+F\+S\+CS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Set when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+G\+U\+FM}~((uint32\+\_\+t)0x00020000)  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+F\+A\+EM}~((uint32\+\_\+t)0x00000040)  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+I\+M\+R\+\_\+\+R\+F\+C\+EM}~((uint32\+\_\+t)0x00000020)  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+FM}~((uint32\+\_\+t)0x00200000)  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+F\+M\+S\+CM}~((uint32\+\_\+t)0x00008000)  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+I\+M\+R\+\_\+\+T\+G\+F\+S\+CM}~((uint32\+\_\+t)0x00004000)  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+S\+C\+C\+R\+\_\+\+T\+G\+F\+S\+CC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+M\+S\+C\+C\+R\+\_\+\+T\+G\+F\+M\+S\+CC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+T\+G\+F\+C\+R\+\_\+\+T\+G\+FC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of good frames transmitted. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+F\+C\+E\+C\+R\+\_\+\+R\+F\+C\+EC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of frames received with C\+R\+C error. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+F\+A\+E\+C\+R\+\_\+\+R\+F\+A\+EC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+R\+G\+U\+F\+C\+R\+\_\+\+R\+G\+U\+FC}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Number of good unicast frames received. $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+C\+NT}~((uint32\+\_\+t)0x00030000)  /$\ast$ Time stamp clock node type $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+M\+R\+ME}~((uint32\+\_\+t)0x00008000)  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+E\+ME}~((uint32\+\_\+t)0x00004000)  /$\ast$ Time stamp snapshot for event message enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+I\+P\+V4\+FE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Time stamp snapshot for I\+Pv4 frames enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+I\+P\+V6\+FE}~((uint32\+\_\+t)0x00001000)  /$\ast$ Time stamp snapshot for I\+Pv6 frames enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+P\+T\+P\+O\+E\+FE}~((uint32\+\_\+t)0x00000800)  /$\ast$ Time stamp snapshot for P\+T\+P over ethernet frames enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+P\+T\+P\+P\+S\+V2E}~((uint32\+\_\+t)0x00000400)  /$\ast$ Time stamp P\+T\+P packet snooping for version2 format enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+SR}~((uint32\+\_\+t)0x00000200)  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+S\+A\+R\+FE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+A\+RU}~((uint32\+\_\+t)0x00000020)  /$\ast$ Addend register update $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+I\+TE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp interrupt trigger enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+S\+TU}~((uint32\+\_\+t)0x00000008)  /$\ast$ Time stamp update $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+S\+TI}~((uint32\+\_\+t)0x00000004)  /$\ast$ Time stamp initialize $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+S\+F\+CU}~((uint32\+\_\+t)0x00000002)  /$\ast$ Time stamp fine or coarse update $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+C\+R\+\_\+\+T\+SE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Time stamp enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+S\+S\+I\+R\+\_\+\+S\+T\+S\+SI}~((uint32\+\_\+t)0x000000\+F\+F)  /$\ast$ System time Sub-\/second increment value $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+H\+R\+\_\+\+S\+TS}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ System Time second $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+R\+\_\+\+S\+T\+P\+NS}~((uint32\+\_\+t)0x80000000)  /$\ast$ System Time Positive or negative time $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+R\+\_\+\+S\+T\+SS}~((uint32\+\_\+t)0x7\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ System Time sub-\/seconds $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+H\+U\+R\+\_\+\+T\+S\+US}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp update seconds $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+U\+R\+\_\+\+T\+S\+U\+P\+NS}~((uint32\+\_\+t)0x80000000)  /$\ast$ Time stamp update Positive or negative time $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+L\+U\+R\+\_\+\+T\+S\+U\+SS}~((uint32\+\_\+t)0x7\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp update sub-\/seconds $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+A\+R\+\_\+\+T\+SA}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Time stamp addend $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+T\+H\+R\+\_\+\+T\+T\+SH}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Target time stamp high $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+T\+L\+R\+\_\+\+T\+T\+SL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Target time stamp low $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+T\+TR}~((uint32\+\_\+t)0x00000020)  /$\ast$ Time stamp target time reached $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+T\+S\+S\+R\+\_\+\+T\+S\+SO}~((uint32\+\_\+t)0x00000010)  /$\ast$ Time stamp seconds overflow $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+A\+AB}~((uint32\+\_\+t)0x02000000)  /$\ast$ Address-\/\+Aligned beats $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+F\+PM}~((uint32\+\_\+t)0x01000000)  /$\ast$ 4x\+P\+B\+L mode $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+U\+SP}~((uint32\+\_\+t)0x00800000)  /$\ast$ Use separate P\+B\+L $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+DP}~((uint32\+\_\+t)0x007\+E0000)  /$\ast$ Rx\+D\+M\+A P\+B\+L $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+1\+Beat}~((uint32\+\_\+t)0x00020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 1 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+2\+Beat}~((uint32\+\_\+t)0x00040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 2 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4\+Beat}~((uint32\+\_\+t)0x00080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 4 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+8\+Beat}~((uint32\+\_\+t)0x00100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 8 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+16\+Beat}~((uint32\+\_\+t)0x00200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 16 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+32\+Beat}~((uint32\+\_\+t)0x00400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 32 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x01020000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 4 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x01040000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 8 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x01080000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 16 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x01100000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 32 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+64\+Beat}~((uint32\+\_\+t)0x01200000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 64 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+D\+P\+\_\+4x\+P\+B\+L\+\_\+128\+Beat}~((uint32\+\_\+t)0x01400000)  /$\ast$ maximum number of beats to be transferred in one Rx\+D\+M\+A transaction is 128 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+FB}~((uint32\+\_\+t)0x00010000)  /$\ast$ Fixed Burst $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+PR}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+1\+\_\+1}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+2\+\_\+1}~((uint32\+\_\+t)0x00004000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+3\+\_\+1}~((uint32\+\_\+t)0x00008000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+R\+T\+P\+R\+\_\+4\+\_\+1}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+BL}~((uint32\+\_\+t)0x00003\+F00)  /$\ast$ Programmable burst length $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+1\+Beat}~((uint32\+\_\+t)0x00000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 1 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+2\+Beat}~((uint32\+\_\+t)0x00000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 2 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x00000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 4 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x00000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 8 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x00001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 16 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x00002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 32 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+4\+Beat}~((uint32\+\_\+t)0x01000100)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 4 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+8\+Beat}~((uint32\+\_\+t)0x01000200)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 8 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+16\+Beat}~((uint32\+\_\+t)0x01000400)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 16 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+32\+Beat}~((uint32\+\_\+t)0x01000800)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 32 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+64\+Beat}~((uint32\+\_\+t)0x01001000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 64 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+P\+B\+L\+\_\+4x\+P\+B\+L\+\_\+128\+Beat}~((uint32\+\_\+t)0x01002000)  /$\ast$ maximum number of beats to be transferred in one Tx\+D\+M\+A (or both) transaction is 128 $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+E\+DE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Enhanced Descriptor Enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+D\+SL}~((uint32\+\_\+t)0x0000007\+C)  /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+DA}~((uint32\+\_\+t)0x00000002)  /$\ast$ D\+M\+A arbitration scheme $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+B\+M\+R\+\_\+\+SR}~((uint32\+\_\+t)0x00000001)  /$\ast$ Software reset $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+T\+P\+D\+R\+\_\+\+T\+PD}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Transmit poll demand $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+R\+P\+D\+R\+\_\+\+R\+PD}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Receive poll demand  $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+R\+D\+L\+A\+R\+\_\+\+S\+RL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Start of receive list $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+T\+D\+L\+A\+R\+\_\+\+S\+TL}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Start of transmit list $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+S\+TS}~((uint32\+\_\+t)0x20000000)  /$\ast$ Time-\/stamp trigger status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+P\+M\+TS}~((uint32\+\_\+t)0x10000000)  /$\ast$ P\+M\+T status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+M\+M\+CS}~((uint32\+\_\+t)0x08000000)  /$\ast$ M\+M\+C status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+BS}~((uint32\+\_\+t)0x03800000)  /$\ast$ Error bits status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Desc\+Access}~((uint32\+\_\+t)0x02000000)  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Read\+Transf}~((uint32\+\_\+t)0x01000000)  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+B\+S\+\_\+\+Data\+Transf\+Tx}~((uint32\+\_\+t)0x00800000)  /$\ast$ Error bits 0-\/\+Rx D\+M\+A, 1-\/\+Tx D\+M\+A $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+PS}~((uint32\+\_\+t)0x00700000)  /$\ast$ Transmit process state $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Fetching}~((uint32\+\_\+t)0x00100000)  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Waiting}~((uint32\+\_\+t)0x00200000)  /$\ast$ Running -\/ waiting for status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Reading}~((uint32\+\_\+t)0x00300000)  /$\ast$ Running -\/ reading the data from host memory $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Suspended}~((uint32\+\_\+t)0x00600000)  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+S\+\_\+\+Closing}~((uint32\+\_\+t)0x00700000)  /$\ast$ Running -\/ closing Rx descriptor $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+PS}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Receive process state $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Fetching}~((uint32\+\_\+t)0x00020000)  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Waiting}~((uint32\+\_\+t)0x00060000)  /$\ast$ Running -\/ waiting for packet $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Suspended}~((uint32\+\_\+t)0x00080000)  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Closing}~((uint32\+\_\+t)0x000\+A0000)  /$\ast$ Running -\/ closing descriptor $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+S\+\_\+\+Queuing}~((uint32\+\_\+t)0x000\+E0000)  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+N\+IS}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+A\+IS}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+RS}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+F\+B\+ES}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+E\+TS}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+W\+TS}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+P\+SS}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+B\+US}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+RS}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+US}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit underflow status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+R\+OS}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive overflow status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+J\+TS}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+B\+US}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+T\+P\+SS}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+S\+R\+\_\+\+TS}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit status $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+D\+T\+C\+E\+FD}~((uint32\+\_\+t)0x04000000)  /$\ast$ Disable Dropping of T\+C\+P/\+I\+P checksum error frames $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+SF}~((uint32\+\_\+t)0x02000000)  /$\ast$ Receive store and forward $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+D\+F\+RF}~((uint32\+\_\+t)0x01000000)  /$\ast$ Disable flushing of received frames $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+SF}~((uint32\+\_\+t)0x00200000)  /$\ast$ Transmit store and forward $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+TF}~((uint32\+\_\+t)0x00100000)  /$\ast$ Flush transmit F\+I\+F\+O $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+TC}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ Transmit threshold control $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 64 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00004000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 128 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+192\+Bytes}~((uint32\+\_\+t)0x00008000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 192 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+256\+Bytes}~((uint32\+\_\+t)0x0000\+C000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 256 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+40\+Bytes}~((uint32\+\_\+t)0x00010000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 40 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00014000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 32 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+24\+Bytes}~((uint32\+\_\+t)0x00018000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 24 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+T\+T\+C\+\_\+16\+Bytes}~((uint32\+\_\+t)0x0001\+C000)  /$\ast$ threshold level of the M\+T\+L Transmit F\+I\+F\+O is 16 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+ST}~((uint32\+\_\+t)0x00002000)  /$\ast$ Start/stop transmission command $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+EF}~((uint32\+\_\+t)0x00000080)  /$\ast$ Forward error frames $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+F\+U\+GF}~((uint32\+\_\+t)0x00000040)  /$\ast$ Forward undersized good frames $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+TC}~((uint32\+\_\+t)0x00000018)  /$\ast$ receive threshold control $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 64 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00000008)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 32 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+96\+Bytes}~((uint32\+\_\+t)0x00000010)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 96 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+R\+T\+C\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00000018)  /$\ast$ threshold level of the M\+T\+L Receive F\+I\+F\+O is 128 Bytes $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+O\+SF}~((uint32\+\_\+t)0x00000004)  /$\ast$ operate on second frame $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+O\+M\+R\+\_\+\+SR}~((uint32\+\_\+t)0x00000002)  /$\ast$ Start/stop receive $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+N\+I\+SE}~((uint32\+\_\+t)0x00010000)  /$\ast$ Normal interrupt summary enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+A\+I\+SE}~((uint32\+\_\+t)0x00008000)  /$\ast$ Abnormal interrupt summary enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+E\+R\+IE}~((uint32\+\_\+t)0x00004000)  /$\ast$ Early receive interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+F\+B\+E\+IE}~((uint32\+\_\+t)0x00002000)  /$\ast$ Fatal bus error interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+E\+T\+IE}~((uint32\+\_\+t)0x00000400)  /$\ast$ Early transmit interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+W\+T\+IE}~((uint32\+\_\+t)0x00000200)  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+P\+S\+IE}~((uint32\+\_\+t)0x00000100)  /$\ast$ Receive process stopped interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+B\+U\+IE}~((uint32\+\_\+t)0x00000080)  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+IE}~((uint32\+\_\+t)0x00000040)  /$\ast$ Receive interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+U\+IE}~((uint32\+\_\+t)0x00000020)  /$\ast$ Transmit Underflow interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+R\+O\+IE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Receive Overflow interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+J\+T\+IE}~((uint32\+\_\+t)0x00000008)  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+B\+U\+IE}~((uint32\+\_\+t)0x00000004)  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+P\+S\+IE}~((uint32\+\_\+t)0x00000002)  /$\ast$ Transmit process stopped interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+I\+E\+R\+\_\+\+T\+IE}~((uint32\+\_\+t)0x00000001)  /$\ast$ Transmit interrupt enable $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+O\+F\+OC}~((uint32\+\_\+t)0x10000000)  /$\ast$ Overflow bit for F\+I\+F\+O overflow counter $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+M\+FA}~((uint32\+\_\+t)0x0\+F\+F\+E0000)  /$\ast$ Number of frames missed by the application $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+O\+M\+FC}~((uint32\+\_\+t)0x00010000)  /$\ast$ Overflow bit for missed frame counter $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+M\+F\+B\+O\+C\+R\+\_\+\+M\+FC}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)  /$\ast$ Number of frames missed by the controller $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+T\+D\+R\+\_\+\+H\+T\+D\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host transmit descriptor address pointer $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+R\+D\+R\+\_\+\+H\+R\+D\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host receive descriptor address pointer $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+T\+B\+A\+R\+\_\+\+H\+T\+B\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host transmit buffer address pointer $\ast$/
\item 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+C\+H\+R\+B\+A\+R\+\_\+\+H\+R\+B\+AP}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F)  /$\ast$ Host receive buffer address pointer $\ast$/
\item 
\#define {\bfseries S\+E\+T\+\_\+\+B\+IT}(R\+EG,  B\+IT)      ~((R\+EG) $\vert$= (B\+IT))
\item 
\#define {\bfseries C\+L\+E\+A\+R\+\_\+\+B\+IT}(R\+EG,  B\+IT)  ~((R\+EG) \&= $\sim$(B\+IT))
\item 
\#define {\bfseries R\+E\+A\+D\+\_\+\+B\+IT}(R\+EG,  B\+IT)    ~((R\+EG) \& (B\+IT))
\item 
\#define {\bfseries C\+L\+E\+A\+R\+\_\+\+R\+EG}(R\+EG)            ~((R\+EG) = (0x0))
\item 
\#define {\bfseries W\+R\+I\+T\+E\+\_\+\+R\+EG}(R\+EG,  V\+AL)  ~((R\+EG) = (V\+AL))
\item 
\#define {\bfseries R\+E\+A\+D\+\_\+\+R\+EG}(R\+EG)              ~((R\+EG))
\item 
\#define {\bfseries M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(R\+EG,  C\+L\+E\+A\+R\+M\+A\+SK,  S\+E\+T\+M\+A\+SK)~W\+R\+I\+T\+E\+\_\+\+R\+EG((R\+EG), (((R\+E\+A\+D\+\_\+\+R\+EG(R\+EG)) \& ($\sim$(C\+L\+E\+A\+R\+M\+A\+SK))) $\vert$ (S\+E\+T\+M\+A\+SK)))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn} \hyperlink{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F4\+XX Interrupt Number Definition, according to the selected device in \hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\item 
typedef int32\+\_\+t \hyperlink{group___exported__types_gae9b1af5c037e57a98884758875d3a7c4}{s32}
\item 
typedef int16\+\_\+t {\bfseries s16}
\item 
typedef int8\+\_\+t {\bfseries s8}
\item 
typedef const int32\+\_\+t \hyperlink{group___exported__types_gad97679599f3791409523fdb1c6156a28}{sc32}
\item 
typedef const int16\+\_\+t \hyperlink{group___exported__types_ga66ab742a0751bb4e7661b8e874f2ddda}{sc16}
\item 
typedef const int8\+\_\+t \hyperlink{group___exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11}{sc8}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} int32\+\_\+t {\bfseries vs32}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} int16\+\_\+t {\bfseries vs16}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} int8\+\_\+t {\bfseries vs8}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} int32\+\_\+t \hyperlink{group___exported__types_gaec1d22666cf030b79051e5daa372fbc8}{vsc32}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} int16\+\_\+t \hyperlink{group___exported__types_ga369ae0177b957e5afa7c1e62312f97c3}{vsc16}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} int8\+\_\+t \hyperlink{group___exported__types_ga47463bcded079ac61d5da46aff497803}{vsc8}
\item 
typedef uint32\+\_\+t {\bfseries u32}
\item 
typedef uint16\+\_\+t {\bfseries u16}
\item 
typedef uint8\+\_\+t {\bfseries u8}
\item 
typedef const uint32\+\_\+t \hyperlink{group___exported__types_ga5b628e6a05856ff67e535fa391a57683}{uc32}
\item 
typedef const uint16\+\_\+t \hyperlink{group___exported__types_gabc715ea3779494b5a4f53173a397f7cb}{uc16}
\item 
typedef const uint8\+\_\+t \hyperlink{group___exported__types_gac74022c74a461f810e0d4fdc9bfea480}{uc8}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t {\bfseries vu32}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t {\bfseries vu16}
\item 
typedef \hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t {\bfseries vu8}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{group___exported__types_ga2e08e321a35a55e72c5b3a507e76371f}{vuc32}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint16\+\_\+t \hyperlink{group___exported__types_ga7f6037565f0caa27727c8b871daf0d56}{vuc16}
\item 
typedef \hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{group___exported__types_gab0ec90ac9b2c5864755998c8d37c264a}{vuc8}
\item 
typedef enum Flag\+Status {\bfseries I\+T\+Status}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn} \{ \\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn} = -\/14, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn} = -\/12, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn} = -\/11, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn} = -\/10, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn} = -\/5, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn} = -\/4, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn} = -\/2, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn} = -\/1, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}{W\+W\+D\+G\+\_\+\+I\+R\+Qn} = 0, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}{P\+V\+D\+\_\+\+I\+R\+Qn} = 1, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1}{T\+A\+M\+P\+\_\+\+S\+T\+A\+M\+P\+\_\+\+I\+R\+Qn} = 2, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777}{R\+T\+C\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 3, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}{F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn} = 4, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}{R\+C\+C\+\_\+\+I\+R\+Qn} = 5, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}{E\+X\+T\+I0\+\_\+\+I\+R\+Qn} = 6, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}{E\+X\+T\+I1\+\_\+\+I\+R\+Qn} = 7, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}{E\+X\+T\+I2\+\_\+\+I\+R\+Qn} = 8, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}{E\+X\+T\+I3\+\_\+\+I\+R\+Qn} = 9, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}{E\+X\+T\+I4\+\_\+\+I\+R\+Qn} = 10, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+I\+R\+Qn} = 11, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+I\+R\+Qn} = 12, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+I\+R\+Qn} = 13, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+I\+R\+Qn} = 14, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+I\+R\+Qn} = 15, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+I\+R\+Qn} = 16, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+I\+R\+Qn} = 17, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3}{A\+D\+C\+\_\+\+I\+R\+Qn} = 18, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877}{C\+A\+N1\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} = 19, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5}{C\+A\+N1\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn} = 20, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4}{C\+A\+N1\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn} = 21, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274}{C\+A\+N1\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn} = 22, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}{E\+X\+T\+I9\+\_\+5\+\_\+\+I\+R\+Qn} = 23, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368}{T\+I\+M1\+\_\+\+B\+R\+K\+\_\+\+T\+I\+M9\+\_\+\+I\+R\+Qn} = 24, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f}{T\+I\+M1\+\_\+\+U\+P\+\_\+\+T\+I\+M10\+\_\+\+I\+R\+Qn} = 25, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e}{T\+I\+M1\+\_\+\+T\+R\+G\+\_\+\+C\+O\+M\+\_\+\+T\+I\+M11\+\_\+\+I\+R\+Qn} = 26, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}{T\+I\+M1\+\_\+\+C\+C\+\_\+\+I\+R\+Qn} = 27, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}{T\+I\+M2\+\_\+\+I\+R\+Qn} = 28, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}{T\+I\+M3\+\_\+\+I\+R\+Qn} = 29, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}{T\+I\+M4\+\_\+\+I\+R\+Qn} = 30, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+E\+V\+\_\+\+I\+R\+Qn} = 31, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+E\+R\+\_\+\+I\+R\+Qn} = 32, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+E\+V\+\_\+\+I\+R\+Qn} = 33, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+E\+R\+\_\+\+I\+R\+Qn} = 34, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn} = 35, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{S\+P\+I2\+\_\+\+I\+R\+Qn} = 36, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn} = 37, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn} = 38, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3}{U\+S\+A\+R\+T3\+\_\+\+I\+R\+Qn} = 39, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}{E\+X\+T\+I15\+\_\+10\+\_\+\+I\+R\+Qn} = 40, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37}{R\+T\+C\+\_\+\+Alarm\+\_\+\+I\+R\+Qn} = 41, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f}{O\+T\+G\+\_\+\+F\+S\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 42, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce}{T\+I\+M8\+\_\+\+B\+R\+K\+\_\+\+T\+I\+M12\+\_\+\+I\+R\+Qn} = 43, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d}{T\+I\+M8\+\_\+\+U\+P\+\_\+\+T\+I\+M13\+\_\+\+I\+R\+Qn} = 44, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307}{T\+I\+M8\+\_\+\+T\+R\+G\+\_\+\+C\+O\+M\+\_\+\+T\+I\+M14\+\_\+\+I\+R\+Qn} = 45, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f}{T\+I\+M8\+\_\+\+C\+C\+\_\+\+I\+R\+Qn} = 46, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+I\+R\+Qn} = 47, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536}{F\+S\+M\+C\+\_\+\+I\+R\+Qn} = 48, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3}{S\+D\+I\+O\+\_\+\+I\+R\+Qn} = 49, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}{T\+I\+M5\+\_\+\+I\+R\+Qn} = 50, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}{S\+P\+I3\+\_\+\+I\+R\+Qn} = 51, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn} = 52, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}{U\+A\+R\+T5\+\_\+\+I\+R\+Qn} = 53, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45}{T\+I\+M6\+\_\+\+D\+A\+C\+\_\+\+I\+R\+Qn} = 54, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}{T\+I\+M7\+\_\+\+I\+R\+Qn} = 55, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+I\+R\+Qn} = 56, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+I\+R\+Qn} = 57, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+I\+R\+Qn} = 58, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+I\+R\+Qn} = 59, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+I\+R\+Qn} = 60, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a}{E\+T\+H\+\_\+\+I\+R\+Qn} = 61, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f}{E\+T\+H\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 62, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4}{C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} = 63, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a}{C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn} = 64, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a}{C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn} = 65, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd}{C\+A\+N2\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn} = 66, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e}{O\+T\+G\+\_\+\+F\+S\+\_\+\+I\+R\+Qn} = 67, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+I\+R\+Qn} = 68, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+I\+R\+Qn} = 69, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+I\+R\+Qn} = 70, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c}{U\+S\+A\+R\+T6\+\_\+\+I\+R\+Qn} = 71, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+E\+V\+\_\+\+I\+R\+Qn} = 72, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+E\+R\+\_\+\+I\+R\+Qn} = 73, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080}{O\+T\+G\+\_\+\+H\+S\+\_\+\+E\+P1\+\_\+\+O\+U\+T\+\_\+\+I\+R\+Qn} = 74, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047}{O\+T\+G\+\_\+\+H\+S\+\_\+\+E\+P1\+\_\+\+I\+N\+\_\+\+I\+R\+Qn} = 75, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267}{O\+T\+G\+\_\+\+H\+S\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 76, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0}{O\+T\+G\+\_\+\+H\+S\+\_\+\+I\+R\+Qn} = 77, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8}{D\+C\+M\+I\+\_\+\+I\+R\+Qn} = 78, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017}{C\+R\+Y\+P\+\_\+\+I\+R\+Qn} = 79, 
\\*
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de}{H\+A\+S\+H\+\_\+\+R\+N\+G\+\_\+\+I\+R\+Qn} = 80, 
\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f}{F\+P\+U\+\_\+\+I\+R\+Qn} = 81
 \}\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F4\+XX Interrupt Number Definition, according to the selected device in \hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}
\item 
enum {\bfseries Flag\+Status} \{ {\bfseries R\+E\+S\+ET} = 0, 
{\bfseries S\+ET} = !\+R\+E\+S\+ET
 \}\hypertarget{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{}\label{group___exported__types_ga89136caac2e14c55151f527ac02daaff}

\item 
enum {\bfseries Functional\+State} \{ {\bfseries D\+I\+S\+A\+B\+LE} = 0, 
{\bfseries E\+N\+A\+B\+LE} = !\+D\+I\+S\+A\+B\+LE
 \}\hypertarget{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{}\label{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}

\item 
enum {\bfseries Error\+Status} \{ {\bfseries E\+R\+R\+OR} = 0, 
{\bfseries S\+U\+C\+C\+E\+SS} = !\+E\+R\+R\+OR
 \}\hypertarget{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{}\label{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F4xx devices. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 The file is the unique include file that the application programmer is using in the C source code, usually in \hyperlink{main_8c}{main.\+c}. This file contains\+:
\begin{DoxyItemize}
\item Configuration section that allows to select\+:
\begin{DoxyItemize}
\item The device used in the target application
\item To use or not the peripherals drivers in application code(i.\+e. code will be based on direct access to peripherals registers rather than drivers A\+PI), this option is controlled by \char`\"{}\#define U\+S\+E\+\_\+\+S\+T\+D\+P\+E\+R\+I\+P\+H\+\_\+\+D\+R\+I\+V\+E\+R\char`\"{}
\item To change few application-\/specific parameters such as the H\+SE crystal frequency
\end{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripherals registers hardware
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }