

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Introduction &mdash; Ameba IoT Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=19f00094" />
      <link rel="stylesheet" type="text/css" href="../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=b0e775ca" />
      <link rel="stylesheet" type="text/css" href="../../_static/tabs.css?v=a5c4661c" />
      <link rel="stylesheet" type="text/css" href="../../_static/_static/custom.css" />

  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="../../_static/toggleprompt.js?v=d7ede5d2"></script>
        <script src="https://cdn.jsdelivr.net/npm/sweetalert2@11"></script>
        <script src="../../_static/tabs.js?v=3030b3cb"></script>
        <script>let toggleHintShow = 'Click to show';</script>
        <script>let toggleHintHide = 'Click to hide';</script>
        <script>let toggleOpenOnPrint = 'true';</script>
        <script src="../../_static/togglebutton.js?v=4a39c7ea"></script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="HUK Derivation" href="../3_nda_huk_derivation/0_huk_derivation_index_nda.html" />
    <link rel="prev" title="True Random Number Generator (TRNG)" href="0_trng_index.html" />
   
  
  <script type="text/javascript" src="../../_static/js/selector.js"></script>

  <style>
    .wy-nav-content {max-width: 1000px;} /* 设置最大宽度 */
  </style>

</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Ameba IoT Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_product/0_ameba_product_center_index.html">Products Center</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_sdk/0_ameba_sdks_index.html">Ameba SDK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_solutions/0_ameba_solutions_index.html">Ameba Solutions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_environment/0_gcc_build_index.html">0.1 GCC Build Environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gdb_debug/0_gdb_debug_index.html">0.2 GDB Debug</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_library/0_gcc_build_library_index.html">0.3 GCC Build Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_sdk_example/0_sdk_example_index.html">0.4 SDK Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_memory_layout/0_layout_index.html">0.5 Flash &amp; RAM Layout</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_user_config/0_usrcfg_index.html">0.6 User Config</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_tools/0_tools_index.html">0.7 Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_at_command/0_at_command_index.html">0.8 AT Command</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_file_system/0_vfs_index.html">0.9 Virtual File System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_mpu_cache/0_mpu_cache_index.html">1.0 MPU and Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_boot_process/0_boot_index.html">1.1 BOOT Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ota/0_ota_index.html">1.2 OTA</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_otpc/0_otpc_index.html">1.3 OTPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_chipen/0_chipen_index.html">1.4 CHIPEN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ipc/0_ipc_index.html">1.5 Inter Processor Communication</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_pinmux/0_pinmux_index.html">1.6 PINMUX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_gpio/0_gpio_index.html">1.7 GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_power_save/0_ps_index.html">1.9 Power Save</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_wifi_bridge/0_wifi_bridge_index.html">2.1 WHC Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_fullmac/0_fullmac_index.html">2.2 WHC FullMAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_tunnel/0_wifi_tunnel_index.html">2.3 Wi-Fi R-Mesh</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_csi/0_wifi_csi_index.html">2.5 Wi-Fi CSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_adaptivity_test/0_wifi_adaptivity_index.html">2.6 Wi-Fi Adaptivity Test</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_security/0_security_index.html">3.1 Security &amp; Encryption</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="0_trng_index.html">3.2 True Random Number Generator</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#block-diagram">Block Diagram</a></li>
<li class="toctree-l2"><a class="reference internal" href="#usage">Usage</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_huk_derivation/0_huk_derivation_index_nda.html">3.3 HUK Derivation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rdp/0_rdp_index_nda.html">3.4 RDP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rsip/0_rsip_index_nda.html">3.5 RSIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_secure_boot/0_secure_boot_index_nda.html">3.6 Secure Boot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_swd_protection/0_swd_protection_index_nda.html">3.7 SWD Protection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_tfm/0_tfm_index_nda.html">3.8 Trusted Firmware-M (TF-M)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_crypto_engine/0_crypto_engine_index.html">3.9 Crypto Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_ecdsa_engine/0_ecdsa_index.html">3.a ECDSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_eddsa_engine/0_eddsa_index.html">3.b EDDSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_rsa_engine/0_rsa_index.html">3.c RSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai/0_ai_index.html">4.1 AI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai_voice/0_ai_voice_index.html">4.2 AIVoice</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_multimedia/0_multimedia_index.html">4.3 Multimedia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_dsp/0_dsp_index.html">4.4 DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mass_production/0_mp_index.html">6.1 Mass Production</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mp_image/0_mp_image_index.html">6.2 MP Image</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mptools/0_mptools_index.html">6.3 MP Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7_usb/0_usb_index.html">7.1 USB Host &amp; Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_dmac/0_dmac_index.html">8.1 DMA Controllor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_psram/0_psram_index.html">8.2 PSRAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_thermal/0_thermal_index.html">8.3 Thermal Meter</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_adc/0_adc_index.html">8.4 ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ir/0_ir_index.html">8.5 IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ledc/0_ledc_index.html">8.6 LEDC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_cap_touch/0_cap_touch_index.html">8.7 Cap-Touch</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_key_scan/0_key_scan_index.html">8.8 Key-Scan</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_rtc_io/0_rtc_io_index.html">8.9 RTC-IO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_lcdc/0_lcdc_index.html">8.A LCDC</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ameba IoT Docs</a>
      </nav>

      <div class="wy-nav-content">

        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="0_trng_index.html">True Random Number Generator (TRNG)</a></li>
      <li class="breadcrumb-item active">Introduction</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <span class="target" id="trng"></span><!-- 下拉菜单 -->
<div style="margin: 20px 0; text-align: left;">
    <div style="display: flex; align-items: center; gap: 10px;">
        <span style="font-size: 14px;">IC: </span>
        <select class="tab-selector" style="height: 22px; padding: 2px 8px; font-size: 13px;">
            <option value="RTL8721Dx">RTL8721Dx</option>
            <option value="RTL8720E">RTL8720E</option>
            <option value="RTL8726E">RTL8726E</option>
            <option value="RTL8730E">RTL8730E</option>
        </select>
    </div>
</div>

<!-- 修复后的 JavaScript -->
<script>
document.addEventListener("DOMContentLoaded", function() {
    const selector = document.querySelector('.tab-selector');

    selector.addEventListener('change', function() {
        const targetTab = this.value;
        const tabs = document.querySelectorAll('.sphinx-tabs-tab');
        let found = false;

        tabs.forEach(tab => {
            const tabText = tab.textContent.trim();
            if (tabText === targetTab) {
                tab.click();
                window.dispatchEvent(new Event('resize')); // 触发插件更新
                found = true;
            }
        });

        if (!found) {
            console.error("未找到选项卡:", targetTab);
        }
    });
});
</script><section id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h1>
<p>The TRNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source and an internal conditioning component.</p>
<p>The TRNG has been tested under NIST-Random Test.</p>
</section>
<section id="features">
<h1>Features<a class="headerlink" href="#features" title="Link to this heading"></a></h1>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-0-0-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-0-0-0" name="0-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-0-0-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-1" name="0-1" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-0-0-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-2" name="0-2" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-0-0-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-3" name="0-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-0-0-0" class="sphinx-tabs-panel" id="panel-0-0-0" name="0-0" role="tabpanel" tabindex="0"><ul class="simple">
<li><p>The TRNG delivers 32-bit true random numbers, produced by entropy source.</p></li>
<li><p>The TRNG is embedded with a health test unit and an error management unit.</p></li>
<li><p>Two independent FIFOs: FIFO_NS and FIFO_S, FIFO_S has a higher priority.</p></li>
<li><p>The throughput of the TRNG is up to about 2Mbps.</p></li>
</ul>
</div><div aria-labelledby="tab-0-0-1" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-1" name="0-1" role="tabpanel" tabindex="0"><ul class="simple">
<li><p>The TRNG delivers 32-bit true random numbers, produced by entropy source.</p></li>
<li><p>The TRNG is embedded with a health test unit and an error management unit.</p></li>
<li><p>Two independent FIFOs: FIFO_NS and FIFO_S, FIFO_S has a higher priority.</p></li>
<li><p>The throughput of the TRNG is up to about 5Mbps.</p></li>
</ul>
</div><div aria-labelledby="tab-0-0-2" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-2" name="0-2" role="tabpanel" tabindex="0"><ul class="simple">
<li><p>The TRNG delivers 32-bit true random numbers, produced by entropy source.</p></li>
<li><p>The TRNG is embedded with a health test unit and an error management unit.</p></li>
<li><p>Two independent FIFOs: FIFO_NS and FIFO_S, FIFO_S has a higher priority.</p></li>
<li><p>The throughput of the TRNG is up to about 5Mbps.</p></li>
</ul>
</div><div aria-labelledby="tab-0-0-3" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-3" name="0-3" role="tabpanel" tabindex="0"><ul class="simple">
<li><p>The TRNG delivers 32-bit true random numbers, produced by entropy source.</p></li>
<li><p>The TRNG is embedded with a health test unit and an error management unit.</p></li>
<li><p>Two independent FIFOs: FIFO_NS and FIFO_S, FIFO_S has a higher priority.</p></li>
<li><p>The throughput of the TRNG is up to about 5Mbps.</p></li>
</ul>
</div></div>
</section>
<section id="block-diagram">
<h1>Block Diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h1>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-1-1-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-1-1-0" name="1-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-1-1-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-1" name="1-1" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-1-1-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-2" name="1-2" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-1-1-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-3" name="1-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-1-1-0" class="sphinx-tabs-panel" id="panel-1-1-0" name="1-0" role="tabpanel" tabindex="0"><p>The block diagram of TRNG is shown as below.</p>
<figure class="align-center" id="id1">
<a class="reference internal image-reference" href="../../_images/trng_block_diagram.svg"><img alt="../../_images/trng_block_diagram.svg" height="185" src="../../_images/trng_block_diagram.svg" width="694" /></a>
<figcaption>
<p><span class="caption-text">TRNG block diagram</span><a class="headerlink" href="#id1" title="Link to this image"></a></p>
</figcaption>
</figure>
<p>The TRNG includes the following sub-modules:</p>
<ul>
<li><p>Clock</p>
<blockquote>
<div><ul class="simple">
<li><p>TRNG bus clock is 40MHz.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Noise Source</p>
<blockquote>
<div><ul class="simple">
<li><p>The noise source is digital OSC, as a random number source, it is internally composed of ring oscillator.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>TRNG control</p>
<blockquote>
<div><ul class="simple">
<li><p>A bit is added to control whether the control register can be accessed from non-secure world.</p></li>
<li><p>Ensure that the default setting for OSC can work. ROM will use it only without configuring ROSC.</p></li>
<li><p>This area is the real control register, and the Control_S is the access window in the secure world, Control_NS is the access window in the non-secure world.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Debias and LFSR and Extractor</p>
<blockquote>
<div><ul class="simple">
<li><p>A serial post-processing circuit</p></li>
</ul>
</div></blockquote>
</li>
<li><p>RCT and APT</p>
<blockquote>
<div><ul class="simple">
<li><p>Two health tests of NIST specification</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_S</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the secure world; the real address is “Control”.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_S</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_S.</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_S</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 256 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and return all zero when FIFO is empty.</p></li>
<li><p>When the available data is less than 128 bits, hardware will fill the FIFO_S to full in a high priority.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the non-secure world; the real address is “Control”.</p></li>
<li><p>Only can be accessed when S bit in Control is 0.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_NS</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 128 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and returns all zero when FIFO is empty.</p></li>
<li><p>This FIFO has a lower priority than FIFO_S. If available data is less than 128 bits in FIFO_S, hardware will not feed any data to this FIFO.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div><div aria-labelledby="tab-1-1-1" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-1" name="1-1" role="tabpanel" tabindex="0"><p>The block diagram of TRNG is shown as below.</p>
<figure class="align-center" id="id2">
<a class="reference internal image-reference" href="../../_images/trng_block_diagram_lite_smart.svg"><img alt="../../_images/trng_block_diagram_lite_smart.svg" height="164" src="../../_images/trng_block_diagram_lite_smart.svg" width="546" /></a>
<figcaption>
<p><span class="caption-text">TRNG block diagram</span><a class="headerlink" href="#id2" title="Link to this image"></a></p>
</figcaption>
</figure>
<p>The TRNG includes the following sub-modules:</p>
<ul>
<li><p>PLL</p>
<blockquote>
<div><ul class="simple">
<li><p>The PLL is a 300MHz~660MHz clock, and will be enabled by hardware.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Analog ROSC</p>
<blockquote>
<div><ul class="simple">
<li><p>The ROSC is a dedicated OSC, it can generate a random clock of 4MHz ~ 7MHz.</p></li>
<li><p>Take how to avoid power leakage into consideration when TRNG is power off.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Speed sensor</p>
<blockquote>
<div><ul class="simple">
<li><p>Use APB clock, 40MHz.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>TRNG control</p>
<blockquote>
<div><ul class="simple">
<li><p>A bit is added to control whether the control register can be accessed from non-secure world.</p></li>
<li><p>Ensure that the default setting for OSC can work. ROM will use it only without configuring ROSC.</p></li>
<li><p>This area is the real control register, and the Control_S is the access window in the secure world, Control_NS is the access window in the non-secure world.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Health check and error detect</p>
<blockquote>
<div><ul class="simple">
<li><p>This block should work with the default setting.</p></li>
<li><p>Any error can trigger an interrupt, which will be used by software to reset the whole TRNG.</p></li>
<li><p>This block has an internal 1024 bits FIFO, which guarantees all the output has passed the APT test.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_S</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the secure world; the real address is “Control”.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_S</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_S.</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_S</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 256 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and return all zero when FIFO is empty.</p></li>
<li><p>When the available data is less than 128 bits, hardware will fill the FIFO_S to full in a high priority.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the non-secure world; the real address is “Control”.</p></li>
<li><p>All the registers can be accessed only when <code class="docutils literal notranslate"><span class="pre">SECURITY_CONTROL</span></code> filed in Control Register is 0xA.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_NS</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 128 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and returns all zero when FIFO is empty.</p></li>
<li><p>This FIFO has a lower priority than FIFO_S. If available data is less than 128 bits in FIFO_S, hardware will not feed any data to this FIFO.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div><div aria-labelledby="tab-1-1-2" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-2" name="1-2" role="tabpanel" tabindex="0"><p>The block diagram of TRNG is shown as below.</p>
<figure class="align-center" id="id3">
<a class="reference internal image-reference" href="../../_images/trng_block_diagram_lite_smart.svg"><img alt="../../_images/trng_block_diagram_lite_smart.svg" height="164" src="../../_images/trng_block_diagram_lite_smart.svg" width="546" /></a>
<figcaption>
<p><span class="caption-text">TRNG block diagram</span><a class="headerlink" href="#id3" title="Link to this image"></a></p>
</figcaption>
</figure>
<p>The TRNG includes the following sub-modules:</p>
<ul>
<li><p>PLL</p>
<blockquote>
<div><ul class="simple">
<li><p>The PLL is a 300MHz~660MHz clock, and will be enabled by hardware.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Analog ROSC</p>
<blockquote>
<div><ul class="simple">
<li><p>The ROSC is a dedicated OSC, it can generate a random clock of 4MHz ~ 7MHz.</p></li>
<li><p>Take how to avoid power leakage into consideration when TRNG is power off.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Speed sensor</p>
<blockquote>
<div><ul class="simple">
<li><p>Use APB clock, 40MHz.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>TRNG control</p>
<blockquote>
<div><ul class="simple">
<li><p>A bit is added to control whether the control register can be accessed from non-secure world.</p></li>
<li><p>Ensure that the default setting for OSC can work. ROM will use it only without configuring ROSC.</p></li>
<li><p>This area is the real control register, and the Control_S is the access window in the secure world, Control_NS is the access window in the non-secure world.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Health check and error detect</p>
<blockquote>
<div><ul class="simple">
<li><p>This block should work with the default setting.</p></li>
<li><p>Any error can trigger an interrupt, which will be used by software to reset the whole TRNG.</p></li>
<li><p>This block has an internal 1024 bits FIFO, which guarantees all the output has passed the APT test.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_S</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the secure world; the real address is “Control”.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_S</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_S.</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_S</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 256 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and return all zero when FIFO is empty.</p></li>
<li><p>When the available data is less than 128 bits, hardware will fill the FIFO_S to full in a high priority.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the non-secure world; the real address is “Control”.</p></li>
<li><p>All the registers can be accessed only when <code class="docutils literal notranslate"><span class="pre">SECURITY_CONTROL</span></code> filed in Control Register is 0xA.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_NS</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 128 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and returns all zero when FIFO is empty.</p></li>
<li><p>This FIFO has a lower priority than FIFO_S. If available data is less than 128 bits in FIFO_S, hardware will not feed any data to this FIFO.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div><div aria-labelledby="tab-1-1-3" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-3" name="1-3" role="tabpanel" tabindex="0"><p>The block diagram of TRNG is shown as below.</p>
<figure class="align-center" id="id4">
<a class="reference internal image-reference" href="../../_images/trng_block_diagram_lite_smart.svg"><img alt="../../_images/trng_block_diagram_lite_smart.svg" height="164" src="../../_images/trng_block_diagram_lite_smart.svg" width="546" /></a>
<figcaption>
<p><span class="caption-text">TRNG block diagram</span><a class="headerlink" href="#id4" title="Link to this image"></a></p>
</figcaption>
</figure>
<p>The TRNG includes the following sub-modules:</p>
<ul>
<li><p>PLL</p>
<blockquote>
<div><ul class="simple">
<li><p>The PLL is a 300MHz~660MHz clock, and will be enabled by hardware.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Analog ROSC</p>
<blockquote>
<div><ul class="simple">
<li><p>The ROSC is a dedicated OSC, it can generate a random clock of 4MHz ~ 7MHz.</p></li>
<li><p>Take how to avoid power leakage into consideration when TRNG is power off.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Speed sensor</p>
<blockquote>
<div><ul class="simple">
<li><p>Use APB clock, 40MHz.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>TRNG control</p>
<blockquote>
<div><ul class="simple">
<li><p>A bit is added to control whether the control register can be accessed from non-secure world.</p></li>
<li><p>Ensure that the default setting for OSC can work. ROM will use it only without configuring ROSC.</p></li>
<li><p>This area is the real control register, and the Control_S is the access window in the secure world, Control_NS is the access window in the non-secure world.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Health check and error detect</p>
<blockquote>
<div><ul class="simple">
<li><p>This block should work with the default setting.</p></li>
<li><p>Any error can trigger an interrupt, which will be used by software to reset the whole TRNG.</p></li>
<li><p>This block has an internal 1024 bits FIFO, which guarantees all the output has passed the APT test.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_S</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the secure world; the real address is “Control”.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_S</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_S.</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_S</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 256 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and return all zero when FIFO is empty.</p></li>
<li><p>When the available data is less than 128 bits, hardware will fill the FIFO_S to full in a high priority.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Control_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>This area is the access window in the non-secure world; the real address is “Control”.</p></li>
<li><p>All the registers can be accessed only when <code class="docutils literal notranslate"><span class="pre">SECURITY_CONTROL</span></code> filed in Control Register is 0xA.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Status_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>Indicates the available data in FIFO_NS</p></li>
<li><p>Indicates whether an error has happened.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>FIFO_NS</p>
<blockquote>
<div><ul class="simple">
<li><p>FIFO size is 128 bits.</p></li>
<li><p>Only have one window register instead of all the registers.</p></li>
<li><p>Read and returns all zero when FIFO is empty.</p></li>
<li><p>This FIFO has a lower priority than FIFO_S. If available data is less than 128 bits in FIFO_S, hardware will not feed any data to this FIFO.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></div>
</section>
<section id="usage">
<h1>Usage<a class="headerlink" href="#usage" title="Link to this heading"></a></h1>
<ul class="simple">
<li><p>If you need to run the system with security attributes, it is suggested to configure TRNG as secure so that the Control Register can only be accessed from secure world.</p></li>
<li><p>When a large amount of random data is required both by secure world and non-secure world simultaneously, request from secure world will be satisfied first for the former has a higher priority. After the request from secure world ends, random data will be generated to satisfy non-secure world.</p></li>
<li><p>It is suggested to call <code class="docutils literal notranslate"><span class="pre">_rand()</span></code> function to get a 32-bit random data.</p></li>
</ul>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="0_trng_index.html" class="btn btn-neutral float-left" title="True Random Number Generator (TRNG)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../3_nda_huk_derivation/0_huk_derivation_index_nda.html" class="btn btn-neutral float-right" title="HUK Derivation" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Realsil.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>

      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 



</body>
</html>