arch                                                                    	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
complex_switch/k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	raygentop.v	common       	60.18                	     	0.16           	28876       	12       	1.26          	-1          	-1          	40220      	-1      	-1         	929    	214   	0           	9       	e0f2e6ddb   	success   	103020     	214               	305                	3002               	3118                 	1                 	2256                	1457                  	35          	35           	1225             	clb                      	auto       	0.84     	21628                	3.57      	4.03946       	-2152.21            	-4.03946            	32199            	6109             	20024                   	7319494          	2223966        	6.42378e+06           	4.6923e+06           	1.33624e+07       	10908.0              	18                               	4.6212             	-2559.62 	-4.6212  	0       	0       	1.61                
