# 8-bit-ALU-RTL-to-GDSII-ASIC-implementation.
ASIC Design @ 2025 
# ðŸ§  Flow Summary (RTL to GDSII)

# The filelist Contains:

![Screenshot 2025-01-23 125653](https://github.com/user-attachments/assets/10c9351f-1968-4b40-8250-d45e4923ee23)

# run file 

![Screenshot 2025-01-23 125634](https://github.com/user-attachments/assets/a8271fce-6ab1-4502-a578-d03b344826d6)

1. RTL Design
Connect all blocks in alu_top.v.

![Screenshot 2025-01-23 125713](https://github.com/user-attachments/assets/d760f19e-01b7-412c-a708-a6484d1d5a39)

Write a testbench alu_top_tb.v.

![Screenshot 2025-01-23 125713](https://github.com/user-attachments/assets/86581cbd-06d9-4fa0-9b11-cac1479288f3)


