<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMExpandPseudoInsts.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMExpandPseudoInsts_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ARMExpandPseudoInsts.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMExpandPseudoInsts_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMExpandPseudoInsts.cpp - Expand pseudo instructions -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains a pass that expands pseudo instructions into target</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// instructions to allow proper scheduling, if-conversion, and other late</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// optimizations. This pass should be run after register allocation but before</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// the post-regalloc scheduling pass.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   17</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-pseudo&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span> <span class="comment">// FIXME: for debug only. remove!</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/Target/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a>(<span class="stringliteral">&quot;verify-arm-pseudo-expand&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify machine code after expanding ARM pseudos&quot;</span>));</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">class </span>ARMExpandPseudo : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    ARMExpandPseudo() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *STI;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const </span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;ARM pseudo instruction expansion pass&quot;</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">void</span> TransferImpOps(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;UseMI, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;DefMI);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordtype">bool</span> ExpandMI(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">bool</span> ExpandMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordtype">void</span> ExpandVLD(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordtype">void</span> ExpandVST(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordtype">void</span> ExpandLaneOp(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordtype">void</span> ExpandVTBL(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                    <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsExt);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordtype">void</span> ExpandMOV32BitImm(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  };</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ARMExpandPseudo::ID</a> = 0;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/// TransferImpOps - Transfer implicit operands on the pseudo instruction to</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// the instructions created from the expansion.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::TransferImpOps(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;UseMI,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;DefMI) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = OldMI.<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>(), e = OldMI.<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;       <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = OldMI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    assert(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>())</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MO);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      DefMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MO);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Constants for register spacing in NEON load/store instructions.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// For quad-register load-lane and store-lane pseudo instructors, the</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// spacing is initially assumed to be EvenDblSpc, and that is changed to</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// OddDblSpc depending on the lane number operand.</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">   92</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    SingleSpc,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    EvenDblSpc,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    OddDblSpc</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  };</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// Entries for NEON load/store information table.  The table is sorted by</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// PseudoOpc for fast binary-search lookups.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">struct </span>NEONLdStTableEntry {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    uint16_t PseudoOpc;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    uint16_t RealOpc;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">bool</span> IsLoad;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">bool</span> isUpdating;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">bool</span> hasWritebackOperand;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint8_t RegSpacing; <span class="comment">// One of type NEONRegSpacing</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint8_t NumRegs; <span class="comment">// D registers loaded or stored</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint8_t RegElts; <span class="comment">// elements per D register; used for lane ops</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// FIXME: Temporary flag to denote whether the real instruction takes</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// a single register (like the encoding) or all of the registers in</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// the list (like the asm syntax and the isel DAG). When all definitions</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// are converted to take only the single encoded register, this will</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// go away.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordtype">bool</span> copyAllListRegs;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// Comparison methods for binary search of the table.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a7c469a194119a14e5a018ebb9b847cf0">operator&lt;</a>(<span class="keyword">const</span> NEONLdStTableEntry &amp;TE)<span class="keyword"> const </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">return</span> PseudoOpc &lt; TE.PseudoOpc;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a7c469a194119a14e5a018ebb9b847cf0">operator&lt;</a>(<span class="keyword">const</span> NEONLdStTableEntry &amp;TE, <span class="keywordtype">unsigned</span> PseudoOpc) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="keywordflow">return</span> TE.PseudoOpc &lt; PseudoOpc;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">bool</span> <a class="code" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> <a class="code" href="namespacellvm.html#a7c469a194119a14e5a018ebb9b847cf0">operator&lt;</a>(<span class="keywordtype">unsigned</span> PseudoOpc,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                                <span class="keyword">const</span> NEONLdStTableEntry &amp;TE) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keywordflow">return</span> PseudoOpc &lt; TE.PseudoOpc;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  };</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">  130</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> NEONLdStTableEntry <a class="code" href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">NEONLdStTable</a>[] = {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{ ARM::VLD1LNq16Pseudo,     ARM::VLD1LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{ ARM::VLD1LNq16Pseudo_UPD, ARM::VLD1LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{ ARM::VLD1LNq32Pseudo,     ARM::VLD1LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{ ARM::VLD1LNq32Pseudo_UPD, ARM::VLD1LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{ ARM::VLD1LNq8Pseudo,      ARM::VLD1LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{ ARM::VLD1LNq8Pseudo_UPD,  ARM::VLD1LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{ ARM::VLD1d64QPseudo,      ARM::VLD1d64Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{ ARM::VLD1d64TPseudo,      ARM::VLD1d64T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{ ARM::VLD2LNd16Pseudo,     ARM::VLD2LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{ ARM::VLD2LNd16Pseudo_UPD, ARM::VLD2LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{ ARM::VLD2LNd32Pseudo,     ARM::VLD2LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{ ARM::VLD2LNd32Pseudo_UPD, ARM::VLD2LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{ ARM::VLD2LNd8Pseudo,      ARM::VLD2LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{ ARM::VLD2LNd8Pseudo_UPD,  ARM::VLD2LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{ ARM::VLD2LNq16Pseudo,     ARM::VLD2LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{ ARM::VLD2LNq16Pseudo_UPD, ARM::VLD2LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{ ARM::VLD2LNq32Pseudo,     ARM::VLD2LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{ ARM::VLD2LNq32Pseudo_UPD, ARM::VLD2LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{ ARM::VLD2q16Pseudo,       ARM::VLD2q16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{ ARM::VLD2q16PseudoWB_fixed,   ARM::VLD2q16wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{ ARM::VLD2q16PseudoWB_register,   ARM::VLD2q16wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{ ARM::VLD2q32Pseudo,       ARM::VLD2q32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{ ARM::VLD2q32PseudoWB_fixed,   ARM::VLD2q32wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{ ARM::VLD2q32PseudoWB_register,   ARM::VLD2q32wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{ ARM::VLD2q8Pseudo,        ARM::VLD2q8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{ ARM::VLD2q8PseudoWB_fixed,    ARM::VLD2q8wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{ ARM::VLD2q8PseudoWB_register,    ARM::VLD2q8wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{ ARM::VLD3DUPd16Pseudo,     ARM::VLD3DUPd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ ARM::VLD3DUPd16Pseudo_UPD, ARM::VLD3DUPd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{ ARM::VLD3DUPd32Pseudo,     ARM::VLD3DUPd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ ARM::VLD3DUPd32Pseudo_UPD, ARM::VLD3DUPd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{ ARM::VLD3DUPd8Pseudo,      ARM::VLD3DUPd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{ ARM::VLD3DUPd8Pseudo_UPD,  ARM::VLD3DUPd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{ ARM::VLD3LNd16Pseudo,     ARM::VLD3LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{ ARM::VLD3LNd16Pseudo_UPD, ARM::VLD3LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{ ARM::VLD3LNd32Pseudo,     ARM::VLD3LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{ ARM::VLD3LNd32Pseudo_UPD, ARM::VLD3LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{ ARM::VLD3LNd8Pseudo,      ARM::VLD3LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{ ARM::VLD3LNd8Pseudo_UPD,  ARM::VLD3LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{ ARM::VLD3LNq16Pseudo,     ARM::VLD3LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{ ARM::VLD3LNq16Pseudo_UPD, ARM::VLD3LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{ ARM::VLD3LNq32Pseudo,     ARM::VLD3LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{ ARM::VLD3LNq32Pseudo_UPD, ARM::VLD3LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{ ARM::VLD3d16Pseudo,       ARM::VLD3d16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ ARM::VLD3d16Pseudo_UPD,   ARM::VLD3d16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{ ARM::VLD3d32Pseudo,       ARM::VLD3d32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{ ARM::VLD3d32Pseudo_UPD,   ARM::VLD3d32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{ ARM::VLD3d8Pseudo,        ARM::VLD3d8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{ ARM::VLD3d8Pseudo_UPD,    ARM::VLD3d8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{ ARM::VLD3q16Pseudo_UPD,    ARM::VLD3q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{ ARM::VLD3q16oddPseudo,     ARM::VLD3q16,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{ ARM::VLD3q16oddPseudo_UPD, ARM::VLD3q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{ ARM::VLD3q32Pseudo_UPD,    ARM::VLD3q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{ ARM::VLD3q32oddPseudo,     ARM::VLD3q32,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{ ARM::VLD3q32oddPseudo_UPD, ARM::VLD3q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{ ARM::VLD3q8Pseudo_UPD,     ARM::VLD3q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{ ARM::VLD3q8oddPseudo,      ARM::VLD3q8,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{ ARM::VLD3q8oddPseudo_UPD,  ARM::VLD3q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{ ARM::VLD4DUPd16Pseudo,     ARM::VLD4DUPd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{ ARM::VLD4DUPd16Pseudo_UPD, ARM::VLD4DUPd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{ ARM::VLD4DUPd32Pseudo,     ARM::VLD4DUPd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{ ARM::VLD4DUPd32Pseudo_UPD, ARM::VLD4DUPd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{ ARM::VLD4DUPd8Pseudo,      ARM::VLD4DUPd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{ ARM::VLD4DUPd8Pseudo_UPD,  ARM::VLD4DUPd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{ ARM::VLD4LNd16Pseudo,     ARM::VLD4LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{ ARM::VLD4LNd16Pseudo_UPD, ARM::VLD4LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{ ARM::VLD4LNd32Pseudo,     ARM::VLD4LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{ ARM::VLD4LNd32Pseudo_UPD, ARM::VLD4LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{ ARM::VLD4LNd8Pseudo,      ARM::VLD4LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{ ARM::VLD4LNd8Pseudo_UPD,  ARM::VLD4LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{ ARM::VLD4LNq16Pseudo,     ARM::VLD4LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{ ARM::VLD4LNq16Pseudo_UPD, ARM::VLD4LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{ ARM::VLD4LNq32Pseudo,     ARM::VLD4LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{ ARM::VLD4LNq32Pseudo_UPD, ARM::VLD4LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{ ARM::VLD4d16Pseudo,       ARM::VLD4d16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{ ARM::VLD4d16Pseudo_UPD,   ARM::VLD4d16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{ ARM::VLD4d32Pseudo,       ARM::VLD4d32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{ ARM::VLD4d32Pseudo_UPD,   ARM::VLD4d32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{ ARM::VLD4d8Pseudo,        ARM::VLD4d8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{ ARM::VLD4d8Pseudo_UPD,    ARM::VLD4d8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;{ ARM::VLD4q16Pseudo_UPD,    ARM::VLD4q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{ ARM::VLD4q16oddPseudo,     ARM::VLD4q16,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{ ARM::VLD4q16oddPseudo_UPD, ARM::VLD4q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{ ARM::VLD4q32Pseudo_UPD,    ARM::VLD4q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{ ARM::VLD4q32oddPseudo,     ARM::VLD4q32,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{ ARM::VLD4q32oddPseudo_UPD, ARM::VLD4q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;{ ARM::VLD4q8Pseudo_UPD,     ARM::VLD4q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{ ARM::VLD4q8oddPseudo,      ARM::VLD4q8,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;{ ARM::VLD4q8oddPseudo_UPD,  ARM::VLD4q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;{ ARM::VST1LNq16Pseudo,     ARM::VST1LNd16,    <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{ ARM::VST1LNq16Pseudo_UPD, ARM::VST1LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{ ARM::VST1LNq32Pseudo,     ARM::VST1LNd32,    <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{ ARM::VST1LNq32Pseudo_UPD, ARM::VST1LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{ ARM::VST1LNq8Pseudo,      ARM::VST1LNd8,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{ ARM::VST1LNq8Pseudo_UPD,  ARM::VST1LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{ ARM::VST1d64QPseudo,      ARM::VST1d64Q,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{ ARM::VST1d64QPseudoWB_fixed,  ARM::VST1d64Qwb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{ ARM::VST1d64QPseudoWB_register, ARM::VST1d64Qwb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{ ARM::VST1d64TPseudo,      ARM::VST1d64T,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{ ARM::VST1d64TPseudoWB_fixed,  ARM::VST1d64Twb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{ ARM::VST1d64TPseudoWB_register,  ARM::VST1d64Twb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;{ ARM::VST2LNd16Pseudo,     ARM::VST2LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{ ARM::VST2LNd16Pseudo_UPD, ARM::VST2LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{ ARM::VST2LNd32Pseudo,     ARM::VST2LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{ ARM::VST2LNd32Pseudo_UPD, ARM::VST2LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{ ARM::VST2LNd8Pseudo,      ARM::VST2LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{ ARM::VST2LNd8Pseudo_UPD,  ARM::VST2LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{ ARM::VST2LNq16Pseudo,     ARM::VST2LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{ ARM::VST2LNq16Pseudo_UPD, ARM::VST2LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{ ARM::VST2LNq32Pseudo,     ARM::VST2LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{ ARM::VST2LNq32Pseudo_UPD, ARM::VST2LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{ ARM::VST2q16Pseudo,       ARM::VST2q16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{ ARM::VST2q16PseudoWB_fixed,   ARM::VST2q16wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{ ARM::VST2q16PseudoWB_register,   ARM::VST2q16wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{ ARM::VST2q32Pseudo,       ARM::VST2q32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{ ARM::VST2q32PseudoWB_fixed,   ARM::VST2q32wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{ ARM::VST2q32PseudoWB_register,   ARM::VST2q32wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{ ARM::VST2q8Pseudo,        ARM::VST2q8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{ ARM::VST2q8PseudoWB_fixed,    ARM::VST2q8wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{ ARM::VST2q8PseudoWB_register,    ARM::VST2q8wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{ ARM::VST3LNd16Pseudo,     ARM::VST3LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{ ARM::VST3LNd16Pseudo_UPD, ARM::VST3LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{ ARM::VST3LNd32Pseudo,     ARM::VST3LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;{ ARM::VST3LNd32Pseudo_UPD, ARM::VST3LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{ ARM::VST3LNd8Pseudo,      ARM::VST3LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{ ARM::VST3LNd8Pseudo_UPD,  ARM::VST3LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{ ARM::VST3LNq16Pseudo,     ARM::VST3LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{ ARM::VST3LNq16Pseudo_UPD, ARM::VST3LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{ ARM::VST3LNq32Pseudo,     ARM::VST3LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;{ ARM::VST3LNq32Pseudo_UPD, ARM::VST3LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{ ARM::VST3d16Pseudo,       ARM::VST3d16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{ ARM::VST3d16Pseudo_UPD,   ARM::VST3d16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;{ ARM::VST3d32Pseudo,       ARM::VST3d32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{ ARM::VST3d32Pseudo_UPD,   ARM::VST3d32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{ ARM::VST3d8Pseudo,        ARM::VST3d8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{ ARM::VST3d8Pseudo_UPD,    ARM::VST3d8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{ ARM::VST3q16Pseudo_UPD,    ARM::VST3q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{ ARM::VST3q16oddPseudo,     ARM::VST3q16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{ ARM::VST3q16oddPseudo_UPD, ARM::VST3q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{ ARM::VST3q32Pseudo_UPD,    ARM::VST3q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{ ARM::VST3q32oddPseudo,     ARM::VST3q32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{ ARM::VST3q32oddPseudo_UPD, ARM::VST3q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{ ARM::VST3q8Pseudo_UPD,     ARM::VST3q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{ ARM::VST3q8oddPseudo,      ARM::VST3q8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{ ARM::VST3q8oddPseudo_UPD,  ARM::VST3q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{ ARM::VST4LNd16Pseudo,     ARM::VST4LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;{ ARM::VST4LNd16Pseudo_UPD, ARM::VST4LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{ ARM::VST4LNd32Pseudo,     ARM::VST4LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{ ARM::VST4LNd32Pseudo_UPD, ARM::VST4LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{ ARM::VST4LNd8Pseudo,      ARM::VST4LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{ ARM::VST4LNd8Pseudo_UPD,  ARM::VST4LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{ ARM::VST4LNq16Pseudo,     ARM::VST4LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;{ ARM::VST4LNq16Pseudo_UPD, ARM::VST4LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{ ARM::VST4LNq32Pseudo,     ARM::VST4LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{ ARM::VST4LNq32Pseudo_UPD, ARM::VST4LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;{ ARM::VST4d16Pseudo,       ARM::VST4d16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{ ARM::VST4d16Pseudo_UPD,   ARM::VST4d16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{ ARM::VST4d32Pseudo,       ARM::VST4d32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{ ARM::VST4d32Pseudo_UPD,   ARM::VST4d32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{ ARM::VST4d8Pseudo,        ARM::VST4d8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{ ARM::VST4d8Pseudo_UPD,    ARM::VST4d8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{ ARM::VST4q16Pseudo_UPD,    ARM::VST4q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{ ARM::VST4q16oddPseudo,     ARM::VST4q16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{ ARM::VST4q16oddPseudo_UPD, ARM::VST4q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{ ARM::VST4q32Pseudo_UPD,    ARM::VST4q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{ ARM::VST4q32oddPseudo,     ARM::VST4q32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{ ARM::VST4q32oddPseudo_UPD, ARM::VST4q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{ ARM::VST4q8Pseudo_UPD,     ARM::VST4q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{ ARM::VST4q8oddPseudo,      ARM::VST4q8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{ ARM::VST4q8oddPseudo_UPD,  ARM::VST4q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 8 ,<span class="keyword">true</span>}</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;};</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/// LookupNEONLdSt - Search the NEONLdStTable for information about a NEON</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/// load or store pseudo instruction.</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">  326</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> NEONLdStTableEntry *<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumEntries = <a class="code" href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">array_lengthof</a>(NEONLdStTable);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">// Make sure the table is sorted.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> TableChecked = <span class="keyword">false</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">if</span> (!TableChecked) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumEntries-1; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      assert(NEONLdStTable[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &lt; NEONLdStTable[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+1] &amp;&amp;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;             <span class="stringliteral">&quot;NEONLdStTable is not sorted!&quot;</span>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    TableChecked = <span class="keyword">true</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    std::lower_bound(NEONLdStTable, NEONLdStTable + NumEntries, Opcode);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (I != NEONLdStTable + NumEntries &amp;&amp; I-&gt;PseudoOpc == Opcode)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/// GetDSubRegs - Get 4 D subregisters of a Q, QQ, or QQQQ register,</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/// corresponding to the specified register spacing.  Not all of the results</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/// are necessarily valid, e.g., a Q register only has 2 D subregisters.</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">  350</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <span class="keywordtype">unsigned</span> &amp;D0,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;D1, <span class="keywordtype">unsigned</span> &amp;D2, <span class="keywordtype">unsigned</span> &amp;D3) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (RegSpc == SingleSpc) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_0);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_1);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_2);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_3);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegSpc == EvenDblSpc) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_0);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_2);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_4);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_6);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    assert(RegSpc == OddDblSpc &amp;&amp; <span class="stringliteral">&quot;unknown register spacing&quot;</span>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_1);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_3);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_5);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(Reg, ARM::dsub_7);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// ExpandVLD - Translate VLD pseudo instructions with Q, QQ or QQQQ register</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/// operands to real VLD instructions with D register operands.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVLD(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  assert(TableEntry &amp;&amp; TableEntry-&gt;IsLoad &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(DstReg, RegSpc, TRI, D0, D1, D2, D3);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  MIB.addReg(D0, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 1 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    MIB.addReg(D1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 2 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    MIB.addReg(D2, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 3 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    MIB.addReg(D3, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// Copy the am6offset operand.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand)</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// For an instruction writing double-spaced subregs, the pseudo instruction</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// has an extra operand that is a use of the super-register.  Record the</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// operand index and skip over it.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordtype">unsigned</span> SrcOpIdx = 0;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">if</span> (RegSpc == EvenDblSpc || RegSpc == OddDblSpc)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    SrcOpIdx = OpIdx++;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// Copy the super-register source operand used for double-spaced subregs over</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">// to the new instruction as an implicit operand.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx != 0) {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SrcOpIdx);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    MIB.addOperand(MO);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  MIB.addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  MIB-&gt;setMemRefs(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/// ExpandVST - Translate VST pseudo instructions with Q, QQ or QQQQ register</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/// operands to real VST instructions with D register operands.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVST(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  assert(TableEntry &amp;&amp; !TableEntry-&gt;IsLoad &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// Copy the am6offset operand.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> SrcIsUndef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(SrcReg, RegSpc, TRI, D0, D1, D2, D3);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  MIB.addReg(D0, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 1 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    MIB.addReg(D1, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 2 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    MIB.addReg(D2, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 3 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    MIB.addReg(D3, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">if</span> (SrcIsKill &amp;&amp; !SrcIsUndef) <span class="comment">// Add an implicit kill for the super-reg.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    MIB-&gt;addRegisterKilled(SrcReg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  MIB-&gt;setMemRefs(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/// ExpandLaneOp - Translate VLD*LN and VST*LN instructions with Q, QQ or QQQQ</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/// register operands to real instructions with D register operands.</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandLaneOp(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  assert(TableEntry &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordtype">unsigned</span> RegElts = TableEntry-&gt;RegElts;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">// The lane operand is always the 3rd from last operand, before the 2</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">// predicate operands.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">unsigned</span> Lane = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() - 3).getImm();</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="comment">// Adjust the lane and spacing as needed for Q registers.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  assert(RegSpc != OddDblSpc &amp;&amp; <span class="stringliteral">&quot;unexpected register spacing for VLD/VST-lane&quot;</span>);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">if</span> (RegSpc == EvenDblSpc &amp;&amp; Lane &gt;= RegElts) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    RegSpc = OddDblSpc;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    Lane -= RegElts;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  assert(Lane &lt; RegElts &amp;&amp; <span class="stringliteral">&quot;out of range lane for VLD/VST-lane&quot;</span>);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordtype">unsigned</span> D0 = 0, D1 = 0, D2 = 0, D3 = 0;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = 0;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = <span class="keyword">false</span>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;IsLoad) {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(DstReg, RegSpc, TRI, D0, D1, D2, D3);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    MIB.addReg(D0, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 1)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      MIB.addReg(D1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 2)</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      MIB.addReg(D2, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 3)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      MIB.addReg(D3, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="comment">// Copy the am6offset operand.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="comment">// Grab the super-register source.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">if</span> (!TableEntry-&gt;IsLoad)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), RegSpc, TRI, D0, D1, D2, D3);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// Add the subregs as sources of the new instruction.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">unsigned</span> SrcFlags = (<a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>()) |</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                       <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()));</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  MIB.addReg(D0, SrcFlags);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 1)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    MIB.addReg(D1, SrcFlags);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 2)</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    MIB.addReg(D2, SrcFlags);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 3)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    MIB.addReg(D3, SrcFlags);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">// Add the lane number operand.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  MIB.addImm(Lane);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  OpIdx += 1;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  MIB.addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="comment">// Copy the super-register source to be an implicit source.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  MO.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  MIB.addOperand(MO);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;IsLoad)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    MIB.addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  MIB-&gt;setMemRefs(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/// ExpandVTBL - Translate VTBL and VTBX pseudo instructions with Q or QQ</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/// register operands to real instructions with D register operands.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVTBL(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                 <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsExt) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc));</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// Transfer the destination register operand.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(SrcReg, SingleSpc, TRI, D0, D1, D2, D3);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(D0);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// Copy the other source register operand.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">if</span> (SrcIsKill)  <span class="comment">// Add an implicit kill for the super-reg.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab8fd10f439804d8d7872bc1389653fce">addRegisterKilled</a>(SrcReg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keywordtype">void</span> ARMExpandPseudo::ExpandMOV32BitImm(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(&amp;MI, PredReg);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordtype">bool</span> isCC = Opcode == ARM::MOVCCi32imm || Opcode == ARM::t2MOVCCi32imm;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(isCC ? 2 : 1);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> LO16, HI16;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (!STI-&gt;hasV6T2Ops() &amp;&amp;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      (Opcode == ARM::MOVi32imm || Opcode == ARM::MOVCCi32imm)) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// Expand into a movi + orr.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    LO16 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVi), DstReg);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    HI16 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::ORRri))</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      .addReg(DstReg);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    assert (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;MOVi32imm w/ non-immediate source operand!&quot;</span>);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordtype">unsigned</span> ImmVal = (unsigned)MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordtype">unsigned</span> SOImmValV1 = <a class="code" href="namespacellvm_1_1ARM__AM.html#aa03349ec4911cc288087cef87cf769a3">ARM_AM::getSOImmTwoPartFirst</a>(ImmVal);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordtype">unsigned</span> SOImmValV2 = <a class="code" href="namespacellvm_1_1ARM__AM.html#a1496354674d090593303959f68cf7bd7">ARM_AM::getSOImmTwoPartSecond</a>(ImmVal);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SOImmValV1);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SOImmValV2);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    LO16-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    HI16-&gt;setMemRefs(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    TransferImpOps(MI, LO16, HI16);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordtype">unsigned</span> LO16Opc = 0;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordtype">unsigned</span> HI16Opc = 0;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::t2MOVi32imm || Opcode == ARM::t2MOVCCi32imm) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    LO16Opc = ARM::t2MOVi16;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    HI16Opc = ARM::t2MOVTi16;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    LO16Opc = ARM::MOVi16;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    HI16Opc = ARM::MOVTi16;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  LO16 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LO16Opc), DstReg);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  HI16 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(HI16Opc))</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    .addReg(DstReg);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>()) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordtype">unsigned</span> Lo16 = Imm &amp; 0xffff;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordtype">unsigned</span> Hi16 = (Imm &gt;&gt; 16) &amp; 0xffff;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Lo16);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Hi16);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a0c3a2a5a49795f8750ebd02dc0e6e11e">getGlobal</a>();</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordtype">unsigned</span> TF = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a91aa25eac8330cdbab5f7f12fb29359d">getTargetFlags</a>();</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">addGlobalAddress</a>(GV, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">getOffset</a>(), TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">ARMII::MO_LO16</a>);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">addGlobalAddress</a>(GV, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">getOffset</a>(), TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">ARMII::MO_HI16</a>);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  LO16-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  HI16-&gt;setMemRefs(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  TransferImpOps(MI, LO16, HI16);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::ExpandMI(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MBBI;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> ARM::VMOVScc:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">case</span> ARM::VMOVDcc: {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="keywordtype">unsigned</span> newOpc = Opcode == ARM::VMOVScc ? ARM::VMOVS : ARM::VMOVD;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(newOpc),</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4));</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCr:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCr: {</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MOVr : ARM::MOVr;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4))</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCsi: {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;              (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5))</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCsr: {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsr),</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;              (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3))</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(6))</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi16:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi16: {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = AFI-&gt;isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc),</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4));</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi: {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MOVi : ARM::MOVi;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4))</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    }</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">case</span> ARM::t2MVNCCi:</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">case</span> ARM::MVNCCi: {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MVNi : ARM::MVNi;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4))</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCClsl:</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCClsr:</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCasr:</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCror: {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCClsl: NewOpc = ARM::t2LSLri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCClsr: NewOpc = ARM::t2LSRri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCCasr: NewOpc = ARM::t2ASRri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCCror: NewOpc = ARM::t2RORri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpeced conditional move&quot;</span>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      }</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc),</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5))</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        .addReg(0); <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">case</span> ARM::Int_eh_sjlj_dispatchsetup: {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *AII =</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;RI = AII-&gt;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a>();</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      <span class="comment">// For functions using a base pointer, we rematerialize it (via the frame</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="comment">// pointer) here since eh.sjlj.setjmp and eh.sjlj.longjmp don&#39;t do it</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <span class="comment">// for us. Otherwise, expand to nothing.</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">hasBasePointer</a>(MF)) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        int32_t NumBytes = AFI-&gt;getFramePtrSpillOffset();</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <span class="keywordtype">unsigned</span> FramePtr = RI.<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a47e108ecd9a21cb626ea629490f45e25">getFrameRegister</a>(MF);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        assert(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) &amp;&amp;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;               <span class="stringliteral">&quot;base pointer without frame pointer?&quot;</span>);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <span class="keywordflow">if</span> (AFI-&gt;isThumb2Function()) {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;          <a class="code" href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">emitT2RegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                 FramePtr, -NumBytes, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, 0, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AFI-&gt;isThumbFunction()) {</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;          <a class="code" href="namespacellvm.html#a110c825c97c1c9d86af994b78f30e4cf">emitThumbRegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                    FramePtr, -NumBytes, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, RI);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;          <a class="code" href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">emitARMRegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                  FramePtr, -NumBytes, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, 0,</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                  *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        }</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="comment">// If there&#39;s dynamic realignment, adjust for it.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">needsStackRealignment</a>(MF)) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;          <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a>  *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;          <span class="keywordtype">unsigned</span> MaxAlign = MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">getMaxAlignment</a>();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;          assert (!AFI-&gt;isThumb1OnlyFunction());</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;          <span class="comment">// Emit bic r6, r6, MaxAlign</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;          <span class="keywordtype">unsigned</span> bicOpc = AFI-&gt;isThumbFunction() ?</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;            ARM::t2BICri : ARM::BICri;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;          <a class="code" href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">AddDefaultCC</a>(<a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                              <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(bicOpc), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>)</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                      .addReg(<a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(MaxAlign-1)));</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    }</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">case</span> ARM::MOVsrl_flag:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">case</span> ARM::MOVsra_flag: {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <span class="comment">// These are just fancy MOVs instructions.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      <a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                     .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                     .addImm(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>((Opcode == ARM::MOVsrl_flag ?</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                                                  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>),</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                                 1)))</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    }</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9ae14aa6c4f09a840b110709145e862660">ARM::RRX</a>: {</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="comment">// This encodes as &quot;MOVs Rd, Rm, rrx</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                       .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                       .addImm(<a class="code" href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>, 0)))</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">case</span> ARM::tTPsoft:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">case</span> ARM::TPsoft: {</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opcode == ARM::tTPsoft ? ARM::tBL : <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">ARM::BL</a>))</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        .addExternalSymbol(<span class="stringliteral">&quot;__aeabi_read_tp&quot;</span>, 0);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    }</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">case</span> ARM::tLDRpci_pic:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRpci_pic: {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="keywordtype">unsigned</span> NewLdOpc = (Opcode == ARM::tLDRpci_pic)</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        ? ARM::tLDRpci : ARM::t2LDRpci;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        <a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                               <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewLdOpc), DstReg)</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                       .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1)));</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      MIB1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::tPICADD))</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        .addReg(DstReg)</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2));</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      TransferImpOps(MI, MIB1, MIB2);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">case</span> ARM::MOV_ga_dyn:</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">case</span> ARM::MOV_ga_pcrel:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">case</span> ARM::MOV_ga_pcrel_ldr:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOV_ga_dyn:</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOV_ga_pcrel: {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="comment">// Expand into movw + movw. Also &quot;add pc&quot; / ldr [pc] in PIC mode.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;      <span class="keywordtype">unsigned</span> LabelId = AFI-&gt;createPICLabelUId();</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#a0c3a2a5a49795f8750ebd02dc0e6e11e">getGlobal</a>();</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="keywordtype">unsigned</span> TF = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#a91aa25eac8330cdbab5f7f12fb29359d">getTargetFlags</a>();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      <span class="keywordtype">bool</span> isARM = (Opcode != ARM::t2MOV_ga_pcrel &amp;&amp; Opcode!=ARM::t2MOV_ga_dyn);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="keywordtype">bool</span> isPIC = (Opcode != ARM::MOV_ga_dyn &amp;&amp; Opcode != ARM::t2MOV_ga_dyn);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="keywordtype">unsigned</span> LO16Opc = isARM ? ARM::MOVi16_ga_pcrel : ARM::t2MOVi16_ga_pcrel;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <span class="keywordtype">unsigned</span> HI16Opc = isARM ? ARM::MOVTi16_ga_pcrel :ARM::t2MOVTi16_ga_pcrel;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="keywordtype">unsigned</span> LO16TF = isPIC</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        ? <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaaea20a70012af9e6efb86051acc7abb2">ARMII::MO_LO16_NONLAZY_PIC</a> : <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa39077d797232e3e7c84be74a6c970d4c">ARMII::MO_LO16_NONLAZY</a>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="keywordtype">unsigned</span> HI16TF = isPIC</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        ? <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaaa9c2178b718c3060e295fb016709367">ARMII::MO_HI16_NONLAZY_PIC</a> : <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa57dd35c54fa284eab75c4fd32475a60e">ARMII::MO_HI16_NONLAZY</a>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <span class="keywordtype">unsigned</span> PICAddOpc = isARM</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        ? (Opcode == ARM::MOV_ga_pcrel_ldr ? ARM::PICLDR : ARM::PICADD)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        : ARM::tPICADD;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LO16Opc), DstReg)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        .addGlobalAddress(GV, MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">getOffset</a>(), TF | LO16TF)</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        .addImm(LabelId);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(HI16Opc), DstReg)</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        .addReg(DstReg)</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">addGlobalAddress</a>(GV, MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">getOffset</a>(), TF | HI16TF)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        .addImm(LabelId);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      <span class="keywordflow">if</span> (!isPIC) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        TransferImpOps(MI, MIB1, MIB2);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      }</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(PICAddOpc))</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        .addReg(DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(LabelId);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="keywordflow">if</span> (isARM) {</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        <a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(MIB3);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <span class="keywordflow">if</span> (Opcode == ARM::MOV_ga_pcrel_ldr)</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;          MIB3-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      }</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      TransferImpOps(MI, MIB1, MIB3);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    }</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keywordflow">case</span> ARM::MOVi32imm:</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi32imm:</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVi32imm:</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi32imm:</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      ExpandMOV32BitImm(MBB, MBBI);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">case</span> ARM::SUBS_PC_LR: {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::SUBri), ARM::PC)</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;              .addReg(ARM::LR)</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;              .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;              .addOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;              .addReg(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">case</span> ARM::VLDMQIA: {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = ARM::VLDMDIA;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <span class="comment">// Grab the Q register destination.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>();</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      <span class="comment">// Copy the source register.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      <span class="comment">// Add the destination operands (D subregs).</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;      <span class="keywordtype">unsigned</span> D0 = TRI-&gt;getSubReg(DstReg, ARM::dsub_0);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="keywordtype">unsigned</span> D1 = TRI-&gt;getSubReg(DstReg, ARM::dsub_1);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(D0, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(D1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4a85184d12ba5cd1f4cd690fd225e9e4">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">case</span> ARM::VSTMQIA: {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = ARM::VSTMDIA;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="comment">// Grab the Q register source.</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;      <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <span class="keywordtype">unsigned</span> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      <span class="comment">// Copy the destination register.</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      <span class="comment">// Add the source operands (D subregs).</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      <span class="keywordtype">unsigned</span> D0 = TRI-&gt;getSubReg(SrcReg, ARM::dsub_0);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      <span class="keywordtype">unsigned</span> D1 = TRI-&gt;getSubReg(SrcReg, ARM::dsub_1);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(D0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(D1);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;      <span class="keywordflow">if</span> (SrcIsKill)      <span class="comment">// Add an implicit kill for the Q register.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab8fd10f439804d8d7872bc1389653fce">addRegisterKilled</a>(SrcReg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4a85184d12ba5cd1f4cd690fd225e9e4">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">case</span> ARM::VDUPfqf:</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">case</span> ARM::VDUPfdf:{</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = Opcode == ARM::VDUPfqf ? ARM::VDUPLN32q :</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        ARM::VDUPLN32d;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      <span class="keywordtype">unsigned</span> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      <span class="keywordtype">unsigned</span> Lane = TRI-&gt;getEncodingValue(SrcReg) &amp; 1;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      <span class="keywordtype">unsigned</span> DReg = TRI-&gt;getMatchingSuperReg(SrcReg,</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                            Lane &amp; 1 ? ARM::ssub_1 : ARM::ssub_0,</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                            &amp;ARM::DPR_VFP2RegClass);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      <span class="comment">// The lane is [0,1] for the containing DReg superregister.</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <span class="comment">// Copy the dst/src register operands.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DReg);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      ++OpIdx;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;      <span class="comment">// Add the lane select operand.</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Lane);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="comment">// Add the predicate operands.</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    }</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8Pseudo:</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16Pseudo:</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32Pseudo:</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_fixed:</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_fixed:</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_fixed:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_register:</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_register:</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_register:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8Pseudo:</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16Pseudo:</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32Pseudo:</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64TPseudo:</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8Pseudo_UPD:</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16Pseudo_UPD:</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32Pseudo_UPD:</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8Pseudo_UPD:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16Pseudo_UPD:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32Pseudo_UPD:</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8oddPseudo:</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16oddPseudo:</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32oddPseudo:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8oddPseudo_UPD:</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16oddPseudo_UPD:</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32oddPseudo_UPD:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8Pseudo:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16Pseudo:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32Pseudo:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64QPseudo:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8Pseudo_UPD:</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16Pseudo_UPD:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32Pseudo_UPD:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8Pseudo_UPD:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16Pseudo_UPD:</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32Pseudo_UPD:</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8oddPseudo:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16oddPseudo:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32oddPseudo:</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8oddPseudo_UPD:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16oddPseudo_UPD:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32oddPseudo_UPD:</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd8Pseudo:</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd16Pseudo:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd32Pseudo:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd8Pseudo_UPD:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd16Pseudo_UPD:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd32Pseudo_UPD:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8Pseudo:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16Pseudo:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32Pseudo:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8Pseudo_UPD:</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16Pseudo_UPD:</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32Pseudo_UPD:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      ExpandVLD(MBBI);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8Pseudo:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16Pseudo:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32Pseudo:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_fixed:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_fixed:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_fixed:</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_register:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_register:</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_register:</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d8Pseudo:</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d16Pseudo:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d32Pseudo:</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudo:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d8Pseudo_UPD:</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d16Pseudo_UPD:</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d32Pseudo_UPD:</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_fixed:</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_register:</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8Pseudo_UPD:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16Pseudo_UPD:</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32Pseudo_UPD:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8oddPseudo:</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16oddPseudo:</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32oddPseudo:</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8oddPseudo_UPD:</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16oddPseudo_UPD:</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32oddPseudo_UPD:</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d8Pseudo:</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d16Pseudo:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d32Pseudo:</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudo:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d8Pseudo_UPD:</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d16Pseudo_UPD:</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d32Pseudo_UPD:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_fixed:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_register:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8Pseudo_UPD:</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16Pseudo_UPD:</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32Pseudo_UPD:</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8oddPseudo:</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16oddPseudo:</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32oddPseudo:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8oddPseudo_UPD:</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16oddPseudo_UPD:</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32oddPseudo_UPD:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      ExpandVST(MBBI);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq8Pseudo:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq16Pseudo:</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq32Pseudo:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq8Pseudo_UPD:</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq16Pseudo_UPD:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq32Pseudo_UPD:</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8Pseudo:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16Pseudo:</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32Pseudo:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16Pseudo:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32Pseudo:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8Pseudo_UPD:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16Pseudo_UPD:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32Pseudo_UPD:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16Pseudo_UPD:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32Pseudo_UPD:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd8Pseudo:</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd16Pseudo:</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd32Pseudo:</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq16Pseudo:</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq32Pseudo:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd8Pseudo_UPD:</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd16Pseudo_UPD:</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd32Pseudo_UPD:</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq16Pseudo_UPD:</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq32Pseudo_UPD:</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8Pseudo:</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16Pseudo:</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32Pseudo:</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16Pseudo:</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32Pseudo:</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8Pseudo_UPD:</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16Pseudo_UPD:</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32Pseudo_UPD:</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16Pseudo_UPD:</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32Pseudo_UPD:</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq8Pseudo:</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq16Pseudo:</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq32Pseudo:</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq8Pseudo_UPD:</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq16Pseudo_UPD:</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq32Pseudo_UPD:</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd8Pseudo:</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd16Pseudo:</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd32Pseudo:</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq16Pseudo:</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq32Pseudo:</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd8Pseudo_UPD:</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd16Pseudo_UPD:</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd32Pseudo_UPD:</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq16Pseudo_UPD:</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq32Pseudo_UPD:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd8Pseudo:</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd16Pseudo:</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd32Pseudo:</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq16Pseudo:</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq32Pseudo:</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd8Pseudo_UPD:</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd16Pseudo_UPD:</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd32Pseudo_UPD:</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq16Pseudo_UPD:</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq32Pseudo_UPD:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd8Pseudo:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd16Pseudo:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd32Pseudo:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq16Pseudo:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq32Pseudo:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd8Pseudo_UPD:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd16Pseudo_UPD:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd32Pseudo_UPD:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq16Pseudo_UPD:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq32Pseudo_UPD:</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      ExpandLaneOp(MBBI);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">case</span> ARM::VTBL3Pseudo: ExpandVTBL(MBBI, ARM::VTBL3, <span class="keyword">false</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keywordflow">case</span> ARM::VTBL4Pseudo: ExpandVTBL(MBBI, ARM::VTBL4, <span class="keyword">false</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">case</span> ARM::VTBX3Pseudo: ExpandVTBL(MBBI, ARM::VTBX3, <span class="keyword">true</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="keywordflow">case</span> ARM::VTBX4Pseudo: ExpandVTBL(MBBI, ARM::VTBX4, <span class="keyword">true</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  }</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::ExpandMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordtype">bool</span> Modified = <span class="keyword">false</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), E = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">while</span> (MBBI != E) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> NMBBI = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(MBBI);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    Modified |= ExpandMI(MBB, MBBI);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    MBBI = NMBBI;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  }</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>();</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(TM.<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  TRI = TM.<a class="code" href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  STI = &amp;TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordtype">bool</span> Modified = <span class="keyword">false</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), E = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>(); MFI != E;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;       ++MFI)</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    Modified |= ExpandMBB(*MFI);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a>)</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#add0f152096ce3939934fb0be4558b1b0">verify</a>(<span class="keyword">this</span>, <span class="stringliteral">&quot;After expanding ARM pseudo instructions.&quot;</span>);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;}</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/// createARMExpandPseudoPass - returns an instance of the pseudo instruction</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/// expansion pass.</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b"> 1278</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b">llvm::createARMExpandPseudoPass</a>() {</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMExpandPseudo();</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div><div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a47e108ecd9a21cb626ea629490f45e25"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a47e108ecd9a21cb626ea629490f45e25">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">unsigned getFrameRegister(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00380">ARMBaseRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a0c3a2a5a49795f8750ebd02dc0e6e11e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a0c3a2a5a49795f8750ebd02dc0e6e11e">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00428">MachineOperand.h:428</a></div></div>
<div class="ttc" id="namespacellvm_1_1XCoreISD_html_aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319"><div class="ttname"><a href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">llvm::XCoreISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="XCoreISelLowering_8h_source.html#l00034">XCoreISelLowering.h:34</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad4d494169e7b354506d3a7580714eca4"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a></div><div class="ttdeci">NEONRegSpacing</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00092">ARMExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00317">MachineFunction.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00315">MachineFunction.h:315</a></div></div>
<div class="ttc" id="ARMMachineFunctionInfo_8h_html"><div class="ttname"><a href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_add0f152096ce3939934fb0be4558b1b0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#add0f152096ce3939934fb0be4558b1b0">llvm::MachineFunction::verify</a></div><div class="ttdeci">void verify(Pass *p=NULL, const char *Banner=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00270">MachineVerifier.cpp:270</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad5b0450080c086a6cb2a72a26e52ac3b"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; VerifyARMPseudo(&quot;verify-arm-pseudo-expand&quot;, cl::Hidden, cl::desc(&quot;Verify machine code after expanding ARM pseudos&quot;))</div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a2e41e02d8e1c0ff6c5a48860e87476b9ae14aa6c4f09a840b110709145e862660"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9ae14aa6c4f09a840b110709145e862660">llvm::ARMISD::RRX</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00079">ARMISelLowering.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a257cdd16d16d0a9d9b358b5e5a472258"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a257cdd16d16d0a9d9b358b5e5a472258">llvm::ARM_AM::getSORegOpc</a></div><div class="ttdeci">static unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00112">ARMAddressingModes.h:112</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a62a17a0066fd21070aadbb274073db5b"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a></div><div class="ttdeci">static const NEONLdStTableEntry * LookupNEONLdSt(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00326">ARMExpandPseudoInsts.cpp:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a196420aa839c2b21f42c4bf5c36df437"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00284">MachineOperand.h:284</a></div></div>
<div class="ttc" id="namespacellvm_html_ae59f84da43ddc1b247716625b3b31dfb"><div class="ttname"><a href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00213">Thumb2InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="namespacellvm_html_ad31d93d53d419dd9b311546df445053b"><div class="ttname"><a href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b">llvm::createARMExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createARMExpandPseudoPass()</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l01278">ARMExpandPseudoInsts.cpp:1278</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c469a194119a14e5a018ebb9b847cf0"><div class="ttname"><a href="namespacellvm.html#a7c469a194119a14e5a018ebb9b847cf0">llvm::operator&lt;</a></div><div class="ttdeci">void operator&lt;(const Optional&lt; T &gt; &amp;X, const Optional&lt; U &gt; &amp;Y)</div><div class="ttdoc">Poison comparison between two Optional objects. Clients needs to explicitly compare the underlying va...</div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00109">CommandLine.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0af0a11b8eda54e79422c199cb687f5c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00438">MachineFrameInfo.h:438</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespacellvm_html_abf7336821a22d9da733af010b2f39089"><div class="ttname"><a href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">llvm::AddDefaultPred</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultPred(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00324">ARMBaseInstrInfo.h:324</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00035">MachineInstrBuilder.h:35</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_af8bb5d5391d2354b56d06b2a234710e7"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">NEONLdStTable</a></div><div class="ttdeci">static const NEONLdStTableEntry NEONLdStTable[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00130">ARMExpandPseudoInsts.cpp:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa57dd35c54fa284eab75c4fd32475a60e"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa57dd35c54fa284eab75c4fd32475a60e">llvm::ARMII::MO_HI16_NONLAZY</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00300">ARMBaseInfo.h:300</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00032">MachineFunctionPass.h:32</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa39077d797232e3e7c84be74a6c970d4c"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa39077d797232e3e7c84be74a6c970d4c">llvm::ARMII::MO_LO16_NONLAZY</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00295">ARMBaseInfo.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a10e708480cdc97c951368e06c13eac92"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">llvm::MachineOperand::setImplicit</a></div><div class="ttdeci">void setImplicit(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00362">MachineOperand.h:362</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00846">MachineInstr.cpp:846</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00083">ARMBaseRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afbf853e3a0de950e9116ffb9929ceebd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00030">ARMBaseInstrInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="namespacellvm_html_a370ed0e0f2bb66d17cd13f84be54e867"><div class="ttname"><a href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">llvm::array_lengthof</a></div><div class="ttdeci">size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00250">STLExtras.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00395">MachineInstrBuilder.h:395</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00389">MachineInstrBuilder.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00031">ARMSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00119">MachineInstr.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00392">MachineInstrBuilder.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d6268ac5d00f510ade10bd1865d9829"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">llvm::MachineInstr::memoperands_end</a></div><div class="ttdeci">mmo_iterator memoperands_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00292">MachineInstr.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a91aa25eac8330cdbab5f7f12fb29359d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a91aa25eac8330cdbab5f7f12fb29359d">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00187">MachineOperand.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4a85184d12ba5cd1f4cd690fd225e9e4"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4a85184d12ba5cd1f4cd690fd225e9e4">llvm::MachineInstrBuilder::setMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMemRefs(MachineInstr::mmo_iterator b, MachineInstr::mmo_iterator e) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00159">MachineInstrBuilder.h:159</a></div></div>
<div class="ttc" id="namespacellvm_html_aee7a1f8a965c68c02b5628e9b261197e"><div class="ttname"><a href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr *MI, unsigned &amp;PredReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01619">ARMBaseInstrInfo.cpp:1619</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a1496354674d090593303959f68cf7bd7"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a1496354674d090593303959f68cf7bd7">llvm::ARM_AM::getSOImmTwoPartSecond</a></div><div class="ttdeci">static unsigned getSOImmTwoPartSecond(unsigned V)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00207">ARMAddressingModes.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00286">CommandLine.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1704159f75e6eacd595962ea6d93ffe"><div class="ttname"><a href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a></div><div class="ttdeci">ItTy next(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00154">STLExtras.h:154</a></div></div>
<div class="ttc" id="namespacellvm_html_a110c825c97c1c9d86af994b78f30e4cf"><div class="ttname"><a href="namespacellvm.html#a110c825c97c1c9d86af994b78f30e4cf">llvm::emitThumbRegPlusImmediate</a></div><div class="ttdeci">void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, const TargetInstrInfo &amp;TII, const ARMBaseRegisterInfo &amp;MRI, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1RegisterInfo_8cpp_source.html#l00167">Thumb1RegisterInfo.cpp:167</a></div></div>
<div class="ttc" id="Compiler_8h_html_acc1c483f4b4ee2f17bb6643a3b353609"><div class="ttname"><a href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a></div><div class="ttdeci">#define LLVM_ATTRIBUTE_UNUSED</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00199">Compiler.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00236">MachineFunction.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00293">Pass.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ae73de4f077ea9862af9611652396202b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00445">MachineOperand.h:445</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="namespacellvm_html_a402aa8ec2571af98e3b5871721c6f642"><div class="ttname"><a href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01824">ARMBaseInstrInfo.cpp:1824</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">llvm::ARMII::MO_LO16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00285">ARMBaseInfo.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a01ecb9dfd78defd2dee58c89c443463a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">llvm::ARMBaseRegisterInfo::needsStackRealignment</a></div><div class="ttdeci">bool needsStackRealignment(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00358">ARMBaseRegisterInfo.cpp:358</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">llvm::ARM_AM::asr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00029">ARMAddressingModes.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00029">GlobalValue.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b9edb9ece6ca4b10c73ae93a487c600"><div class="ttname"><a href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">llvm::AddDefaultCC</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultCC(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00329">ARMBaseInstrInfo.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="MathExtras_8h_html_ace331bebb5bd2780b8dfb7e6e97db7dd"><div class="ttname"><a href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a></div><div class="ttdeci">#define R6(n)</div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00029">ARMBaseInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0e3e26dbde5eb40a63a5ed4220cf6211"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00302">ARMBaseRegisterInfo.cpp:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aaaa9c2178b718c3060e295fb016709367"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaaa9c2178b718c3060e295fb016709367">llvm::ARMII::MO_HI16_NONLAZY_PIC</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00312">ARMBaseInfo.h:312</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">llvm::ARM_AM::rrx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00033">ARMAddressingModes.h:33</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec72fc7a6cc79a1ef53e5d5dbccb846c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00129">MachineInstrBuilder.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01149">CommandLine.h:1149</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a742c24d77912e494c21c286094be36b2"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a></div><div class="ttdeci">static void GetDSubRegs(unsigned Reg, NEONRegSpacing RegSpc, const TargetRegisterInfo *TRI, unsigned &amp;D0, unsigned &amp;D1, unsigned &amp;D2, unsigned &amp;D3)</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00350">ARMExpandPseudoInsts.cpp:350</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">llvm::ARM_AM::lsr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00031">ARMAddressingModes.h:31</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8h_html"><div class="ttname"><a href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00027">ARMMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00269">MachineOperand.h:269</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00236">MachineBasicBlock.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a70b47eca6a99c87b81f4c1b1455dc090"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">llvm::TargetMachine::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00140">Target/TargetMachine.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aaaea20a70012af9e6efb86051acc7abb2"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaaea20a70012af9e6efb86051acc7abb2">llvm::ARMII::MO_LO16_NONLAZY_PIC</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00306">ARMBaseInfo.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aead1976618a69142c927e6abe9b307f5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">llvm::ARMBaseInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const ARMBaseRegisterInfo &amp; getRegisterInfo() const =0</div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab8fd10f439804d8d7872bc1389653fce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab8fd10f439804d8d7872bc1389653fce">llvm::MachineInstr::addRegisterKilled</a></div><div class="ttdeci">bool addRegisterKilled(unsigned IncomingReg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01635">MachineInstr.cpp:1635</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_aa03349ec4911cc288087cef87cf769a3"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#aa03349ec4911cc288087cef87cf769a3">llvm::ARM_AM::getSOImmTwoPartFirst</a></div><div class="ttdeci">static unsigned getSOImmTwoPartFirst(unsigned V)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00201">ARMAddressingModes.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8187278394d92f255286f41bd7d6701a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">llvm::MachineInstr::setMemRefs</a></div><div class="ttdeci">void setMemRefs(mmo_iterator NewMemRefs, mmo_iterator NewMemRefsEnd)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01003">MachineInstr.h:1003</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00244">MachineInstr.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">llvm::ARMII::MO_HI16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00289">ARMBaseInfo.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00291">MachineInstr.h:291</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:05 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
