{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 20:55:46 2018 " "Info: Processing started: Mon Jun 11 20:55:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lasthopedec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lasthopedec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lastHopeDec " "Info: Found entity 1: lastHopeDec" {  } { { "lastHopeDec.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/lastHopeDec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2correto99.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd2correto99.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder99 " "Info: Found entity 1: decoder99" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juncao.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file juncao.v" { { "Info" "ISGN_ENTITY_NAME" "1 juncao " "Info: Found entity 1: juncao" {  } { { "juncao.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA2.v(53) " "Warning (10268): Verilog HDL information at ULA2.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA2.v(91) " "Warning (10268): Verilog HDL information at ULA2.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA2.v(153) " "Warning (10268): Verilog HDL information at ULA2.v(153): always construct contains both blocking and non-blocking assignments" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA2 " "Info: Found entity 1: ULA2" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd198correto.v(9) " "Warning (10268): Verilog HDL information at bcd198correto.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd198correto.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd198correto.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder198 " "Info: Found entity 1: decoder198" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "juncao.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at juncao.v(16): instance has no name" {  } { { "juncao.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "juncao " "Info: Elaborating entity \"juncao\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lastHopeDec lastHopeDec:dec " "Info: Elaborating entity \"lastHopeDec\" for hierarchy \"lastHopeDec:dec\"" {  } { { "juncao.v" "dec" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA2 ULA2:ulaULA " "Info: Elaborating entity \"ULA2\" for hierarchy \"ULA2:ulaULA\"" {  } { { "juncao.v" "ulaULA" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_A ULA2.v(13) " "Warning (10036): Verilog HDL or VHDL warning at ULA2.v(13): object \"value_A\" assigned a value but never read" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_B ULA2.v(13) " "Warning (10036): Verilog HDL or VHDL warning at ULA2.v(13): object \"value_B\" assigned a value but never read" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isNeg ULA2.v(25) " "Warning (10036): Verilog HDL or VHDL warning at ULA2.v(25): object \"isNeg\" assigned a value but never read" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isPos ULA2.v(25) " "Warning (10036): Verilog HDL or VHDL warning at ULA2.v(25): object \"isPos\" assigned a value but never read" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "state ULA2.v(28) " "Warning (10855): Verilog HDL warning at ULA2.v(28): initial value for variable state should be constant" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(99) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(99): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(119) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(119): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ULA2.v(92) " "Warning (10763): Verilog HDL warning at ULA2.v(92): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 92 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(153) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(153): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(166) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(166): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder99 decoder99:bcdA " "Info: Elaborating entity \"decoder99\" for hierarchy \"decoder99:bcdA\"" {  } { { "juncao.v" "bcdA" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(13) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(13): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(28) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(28): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(43) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(43): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(58) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(58): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(73) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(73): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(88) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(88): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(103) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(103): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(118) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(118): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(133) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(133): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(148) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(148): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEZ bcd2correto99.v(7) " "Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(7): inferring latch(es) for variable \"DEZ\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UNI bcd2correto99.v(7) " "Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(7): inferring latch(es) for variable \"UNI\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[0\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[0\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[1\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[1\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[2\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[2\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[3\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[3\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[4\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[4\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[5\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[5\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[6\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"UNI\[6\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[0\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[0\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[1\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[1\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[2\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[2\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[3\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[3\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[4\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[4\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[5\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[5\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[6\] bcd2correto99.v(146) " "Info (10041): Inferred latch for \"DEZ\[6\]\" at bcd2correto99.v(146)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder198 decoder198:comb_3 " "Info: Elaborating entity \"decoder198\" for hierarchy \"decoder198:comb_3\"" {  } { { "juncao.v" "comb_3" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(15) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(15): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(30) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(30): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(45) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(45): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(60) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(60): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(75) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(75): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(90) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(90): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(105) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(105): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(120) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(120): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(135) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(135): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 135 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(150) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(150): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(168) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(168): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(183) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(183): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 183 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(198) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(198): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(213) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(213): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 213 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(228) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(228): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 228 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(243) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(243): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(258) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(258): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 258 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(273) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(273): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(288) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(288): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 288 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(303) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(303): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 303 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEZ bcd198correto.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable \"DEZ\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UNI bcd198correto.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable \"UNI\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[0\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[0\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[1\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[1\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[2\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[2\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[3\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[3\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[4\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[4\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[5\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[5\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[6\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[6\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[0\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[0\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[1\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[1\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[2\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[2\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[3\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[3\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[4\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[4\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[5\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[5\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[6\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[6\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA2:ulaULA\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA2:ulaULA\|Mult0\"" {  } { { "ULA2.v" "Mult0" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA2:ulaULA\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA2:ulaULA\|Mult1\"" {  } { { "ULA2.v" "Mult1" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ULA2:ulaULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Info: Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Info: Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Info: Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 396 9 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Info: Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/rjal/Desktop/Quartus Project/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030 ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032 ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|altshift:external_latency_ffs ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[0\] " "Warning: Latch decoder99:bcdA\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[1\] " "Warning: Latch decoder99:bcdA\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[2\] " "Warning: Latch decoder99:bcdA\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[3\] " "Warning: Latch decoder99:bcdA\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[4\] " "Warning: Latch decoder99:bcdA\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[5\] " "Warning: Latch decoder99:bcdA\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[6\] " "Warning: Latch decoder99:bcdA\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[0\] " "Warning: Latch decoder99:bcdB\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[1\] " "Warning: Latch decoder99:bcdB\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[2\] " "Warning: Latch decoder99:bcdB\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[3\] " "Warning: Latch decoder99:bcdB\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[4\] " "Warning: Latch decoder99:bcdB\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[5\] " "Warning: Latch decoder99:bcdB\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[6\] " "Warning: Latch decoder99:bcdB\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[0\] " "Warning: Latch decoder198:comb_3\|DEZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[1\] " "Warning: Latch decoder198:comb_3\|DEZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[2\] " "Warning: Latch decoder198:comb_3\|DEZ\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[3\] " "Warning: Latch decoder198:comb_3\|DEZ\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[4\] " "Warning: Latch decoder198:comb_3\|DEZ\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[5\] " "Warning: Latch decoder198:comb_3\|DEZ\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|DEZ\[6\] " "Warning: Latch decoder198:comb_3\|DEZ\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[0\] " "Warning: Latch decoder198:comb_3\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[1\] " "Warning: Latch decoder198:comb_3\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[2\] " "Warning: Latch decoder198:comb_3\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[3\] " "Warning: Latch decoder198:comb_3\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[4\] " "Warning: Latch decoder198:comb_3\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[5\] " "Warning: Latch decoder198:comb_3\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:comb_3\|UNI\[6\] " "Warning: Latch decoder198:comb_3\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|isOn " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEXCENR\[0\] VCC " "Warning (13410): Pin \"HEXCENR\[0\]\" is stuck at VCC" {  } { { "juncao.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~7 " "Info: Register \"ULA2:ulaULA\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~8 " "Info: Register \"ULA2:ulaULA\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state.0010 " "Info: Register \"ULA2:ulaULA\|state.0010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rjal/Desktop/Quartus Project/sdProject2.map.smsg " "Info: Generated suppressed messages file C:/Users/rjal/Desktop/Quartus Project/sdProject2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1257 " "Info: Implemented 1257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1205 " "Info: Implemented 1205 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 20:56:28 2018 " "Info: Processing ended: Mon Jun 11 20:56:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
