#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Feb 18 21:21:58 2023
# Process ID: 20868
# Current directory: C:/Demo_1602/vivado
# Command line: vivado.exe -mode batch -source make_block_design.tcl -notrace
# Log file: C:/Demo_1602/vivado/vivado.log
# Journal file: C:/Demo_1602/vivado\vivado.jou
# Running On: Envy-16, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34056 MB
#-----------------------------------------------------------
source make_block_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Demo_1602/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [BD::TCL 103-2003] Currently there is no design <rfsoc_radio> in project, so creating one...
Wrote  : <C:\Demo_1602\vivado\block_design\block_design.srcs\sources_1\bd\rfsoc_radio\rfsoc_radio.bd> 
INFO: [BD::TCL 103-2004] Making design <rfsoc_radio> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "rfsoc_radio".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:proc_sys_reset:5.0 UoS:RFSoC:receiver:1.0 xilinx.com:ip:usp_rf_data_converter:2.6 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:zynq_ultra_ps_e:3.4 UoS:RFSoC:inspector:1.0 User_Company:SysGen:transmitter:1.0 xilinx.com:ip:tx_signal_ip:2.0  .
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 64000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 128000000
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1306] The connection to interface pin </axi_intc/irq> is being overridden by the user with net <axi_intc_irq>. This pin will not be connected as a part of interface connection <interrupt>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_HIGH' is being assigned into address space '/axi_dma_rx/Data_S2MM' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/axi_dma_rx/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_LPS_OCM' is being assigned into address space '/axi_dma_rx/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_QSPI' is being assigned into address space '/axi_dma_rx/Data_S2MM' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_HIGH' is being assigned into address space '/axi_dma_tx/Data_MM2S' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_tx/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_tx/Data_MM2S' at <0xFF00_0000 [ 16M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_QSPI' is being assigned into address space '/axi_dma_tx/Data_MM2S' at <0xC000_0000 [ 512M ]>.
Slave segment '/DataInspectorRx/axi_dma/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA004_5000 [ 4K ]>.
Slave segment '/DataInspectorTx/axi_dma/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA005_0000 [ 64K ]>.
Slave segment '/axi_dma_rx/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA004_4000 [ 4K ]>.
Slave segment '/axi_dma_tx/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA004_1000 [ 4K ]>.
Slave segment '/axi_intc/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA004_2000 [ 4K ]>.
Slave segment '/DataInspectorRx/data_inspector_module/inspector_s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA007_0000 [ 64K ]>.
Slave segment '/DataInspectorTx/data_inspector_module/inspector_s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA006_0000 [ 64K ]>.
Slave segment '/receiver/receiver_s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA008_0000 [ 64K ]>.
Slave segment '/Tx/transmitter_0/transmitter_s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA004_0000 [ 4K ]>.
Slave segment '/usp_rf_data_converter/s_axi/Reg' is being assigned into address space '/zynq_ultra_ps_e/Data' at <0xA000_0000 [ 256K ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_HIGH' is being assigned into address space '/DataInspectorRx/axi_dma/Data_S2MM' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/DataInspectorRx/axi_dma/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_LPS_OCM' is being assigned into address space '/DataInspectorRx/axi_dma/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP4/HP2_QSPI' is being assigned into address space '/DataInspectorRx/axi_dma/Data_S2MM' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_HIGH' is being assigned into address space '/DataInspectorTx/axi_dma/Data_S2MM' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/DataInspectorTx/axi_dma/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_QSPI' is being assigned into address space '/DataInspectorTx/axi_dma/Data_S2MM' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/DataInspectorTx/axi_dma/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis_data(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /axi_dma_tx/M_AXIS_MM2S(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /DataInspectorTx/data_inspector_module/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/transmitter_0/m_axis_op(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}})
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/tx_signal_ip_0/AXI4_Stream_Master(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /Tx/tx_signal_ip_0/AXI4_Stream_Slave have been updated from connected ip, but BD cell '/Tx/tx_signal_ip_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}

Please resolve any mismatches by directly setting properties on BD cell </Tx/tx_signal_ip_0> to completely resolve these warnings.
Wrote  : <C:\Demo_1602\vivado\block_design\block_design.srcs\sources_1\bd\rfsoc_radio\rfsoc_radio.bd> 
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 21:22:22 2023...
