###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:28:56 2016
#  Design:            vin_spc
#  Command:           timeDesign -postCTS -hold -expandedViews
###############################################################
Path 1: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.175
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.050 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV   | 0.003 |   0.003 |   -0.047 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFPX3_HV   | 0.151 |   0.153 |    0.104 | 
     | g141/A          |   ^   | count[0] | XNOR2X2_HV | 0.000 |   0.153 |    0.104 | 
     | g141/Q          |   v   | n_4      | XNOR2X2_HV | 0.022 |   0.175 |    0.126 | 
     | count_reg[1]/D  |   v   | n_4      | DFCX1_HV   | 0.000 |   0.175 |    0.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.050 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.052 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin out_reg[19]/CP 
Endpoint:   out_reg[19]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[20]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.007
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.184
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.054 | 
     | out_reg[20]/CP |   ^   | Clk     | DFCX1_HV | 0.007 |   0.007 |   -0.047 | 
     | out_reg[20]/Q  |   v   | out[20] | DFCX1_HV | 0.177 |   0.184 |    0.130 | 
     | out_reg[19]/D  |   v   | out[20] | DFCX1_HV | 0.000 |   0.184 |    0.130 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.054 | 
     | out_reg[19]/CP |   ^   | Clk   | DFCX1_HV | 0.007 |   0.007 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.177
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.054 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.052 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.175 |   0.177 |    0.123 | 
     | out_reg[8]/D  |   v   | out[9] | DFCX1_HV | 0.000 |   0.177 |    0.123 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.054 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.056 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin out_reg[30]/CP 
Endpoint:   out_reg[30]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[31]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.179
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.055 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.052 | 
     | out_reg[31]/Q  |   v   | out[31] | DFCX1_HV | 0.176 |   0.179 |    0.124 | 
     | out_reg[30]/D  |   v   | out[31] | DFCX1_HV | 0.000 |   0.179 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.055 | 
     | out_reg[30]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.058 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin out_reg[26]/CP 
Endpoint:   out_reg[26]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[27]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.006
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.183
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.055 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.051 | 
     | out_reg[27]/Q  |   v   | out[27] | DFCX1_HV | 0.178 |   0.183 |    0.127 | 
     | out_reg[26]/D  |   v   | out[27] | DFCX1_HV | 0.000 |   0.183 |    0.127 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.055 | 
     | out_reg[26]/CP |   ^   | Clk   | DFCX1_HV | 0.006 |   0.006 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin count_reg[5]/CP 
Endpoint:   count_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.176
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.055 | 
     | count_reg[5]/CP |   ^   | Clk      | DFPX3_HV  | 0.002 |   0.002 |   -0.053 | 
     | count_reg[5]/Q  |   ^   | count[5] | DFPX3_HV  | 0.148 |   0.150 |    0.095 | 
     | g131/A          |   ^   | count[5] | XOR2X1_HV | 0.000 |   0.150 |    0.095 | 
     | g131/Q          |   v   | n_8      | XOR2X1_HV | 0.025 |   0.176 |    0.120 | 
     | count_reg[5]/D  |   v   | n_8      | DFPX3_HV  | 0.000 |   0.176 |    0.120 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.055 | 
     | count_reg[5]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.002 |    0.058 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.186
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.056 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.048 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.178 |   0.186 |    0.130 | 
     | out_reg[5]/D  |   v   | out[6] | DFCX1_HV | 0.000 |   0.186 |    0.130 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.056 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.064 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin out_reg[17]/CP 
Endpoint:   out_reg[17]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[18]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.007
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.186
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.056 | 
     | out_reg[18]/CP |   ^   | Clk     | DFCX1_HV | 0.008 |   0.008 |   -0.049 | 
     | out_reg[18]/Q  |   v   | out[18] | DFCX1_HV | 0.178 |   0.186 |    0.130 | 
     | out_reg[17]/D  |   v   | out[18] | DFCX1_HV | 0.000 |   0.186 |    0.130 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.056 | 
     | out_reg[17]/CP |   ^   | Clk   | DFCX1_HV | 0.007 |   0.007 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin out_reg[28]/CP 
Endpoint:   out_reg[28]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[29]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.182
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.056 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.003 |   -0.053 | 
     | out_reg[29]/Q  |   v   | out[29] | DFCX1_HV | 0.179 |   0.182 |    0.126 | 
     | out_reg[28]/D  |   v   | out[29] | DFCX1_HV | 0.000 |   0.182 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.056 | 
     | out_reg[28]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin out_reg[24]/CP 
Endpoint:   out_reg[24]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[25]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.006
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.185
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.057 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.053 | 
     | out_reg[25]/Q  |   v   | out[25] | DFCX1_HV | 0.180 |   0.185 |    0.127 | 
     | out_reg[24]/D  |   v   | out[25] | DFCX1_HV | 0.000 |   0.185 |    0.127 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.057 | 
     | out_reg[24]/CP |   ^   | Clk   | DFCX1_HV | 0.006 |   0.006 |    0.063 | 
     +------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.130
  Arrival Time                  0.188
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.058 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.050 | 
     | out_reg[7]/Q  |   v   | out[7] | DFCX1_HV | 0.180 |   0.188 |    0.130 | 
     | out_reg[6]/D  |   v   | out[7] | DFCX1_HV | 0.000 |   0.188 |    0.130 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.066 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.180
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.056 | 
     | out_reg[13]/Q  |   v   | out[13] | DFCX1_HV | 0.178 |   0.180 |    0.122 | 
     | out_reg[12]/D  |   v   | out[13] | DFCX1_HV | 0.000 |   0.180 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.060 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.180
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.057 | 
     | out_reg[12]/Q  |   v   | out[12] | DFCX1_HV | 0.179 |   0.180 |    0.122 | 
     | out_reg[11]/D  |   v   | out[12] | DFCX1_HV | 0.000 |   0.180 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.060 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin out_reg[20]/CP 
Endpoint:   out_reg[20]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[21]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.007
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.187
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[21]/CP |   ^   | Clk     | DFCX1_HV | 0.007 |   0.007 |   -0.052 | 
     | out_reg[21]/Q  |   v   | out[21] | DFCX1_HV | 0.181 |   0.187 |    0.129 | 
     | out_reg[20]/D  |   v   | out[21] | DFCX1_HV | 0.000 |   0.187 |    0.129 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[20]/CP |   ^   | Clk   | DFCX1_HV | 0.007 |   0.007 |    0.066 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin out_reg[25]/CP 
Endpoint:   out_reg[25]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[26]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.185
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.006 |   0.006 |   -0.053 | 
     | out_reg[26]/Q  |   v   | out[26] | DFCX1_HV | 0.180 |   0.185 |    0.126 | 
     | out_reg[25]/D  |   v   | out[26] | DFCX1_HV | 0.000 |   0.185 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[25]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.181
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.057 | 
     | out_reg[11]/Q  |   v   | out[11] | DFCX1_HV | 0.179 |   0.181 |    0.122 | 
     | out_reg[10]/D  |   v   | out[11] | DFCX1_HV | 0.000 |   0.181 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin out_reg[27]/CP 
Endpoint:   out_reg[27]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[28]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.185
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[28]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.055 | 
     | out_reg[28]/Q  |   v   | out[28] | DFCX1_HV | 0.181 |   0.185 |    0.126 | 
     | out_reg[27]/D  |   v   | out[28] | DFCX1_HV | 0.000 |   0.185 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[27]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin out_reg[21]/CP 
Endpoint:   out_reg[21]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[22]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.007
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.128
  Arrival Time                  0.187
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[22]/CP |   ^   | Clk     | DFCX1_HV | 0.006 |   0.006 |   -0.053 | 
     | out_reg[22]/Q  |   v   | out[22] | DFCX1_HV | 0.181 |   0.187 |    0.128 | 
     | out_reg[21]/D  |   v   | out[22] | DFCX1_HV | 0.000 |   0.187 |    0.128 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[21]/CP |   ^   | Clk   | DFCX1_HV | 0.007 |   0.007 |    0.066 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.181
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.057 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.179 |   0.181 |    0.122 | 
     | out_reg[13]/D  |   v   | out[14] | DFCX1_HV | 0.000 |   0.181 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[16]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.186
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[16]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.055 | 
     | out_reg[16]/Q  |   v   | out[16] | DFCX1_HV | 0.181 |   0.186 |    0.126 | 
     | out_reg[15]/D  |   v   | out[16] | DFCX1_HV | 0.000 |   0.186 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.065 | 
     +------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.189
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.060 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.052 | 
     | out_reg[3]/Q  |   v   | out[3] | DFCX1_HV | 0.181 |   0.189 |    0.129 | 
     | out_reg[2]/D  |   v   | out[3] | DFCX1_HV | 0.000 |   0.189 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.068 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin out_reg[23]/CP 
Endpoint:   out_reg[23]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[24]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.187
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[24]/CP |   ^   | Clk     | DFCX1_HV | 0.006 |   0.006 |   -0.054 | 
     | out_reg[24]/Q  |   v   | out[24] | DFCX1_HV | 0.181 |   0.187 |    0.126 | 
     | out_reg[23]/D  |   v   | out[24] | DFCX1_HV | 0.000 |   0.187 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[23]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.065 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin out_reg[22]/CP 
Endpoint:   out_reg[22]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[23]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.006
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.188
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[23]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.055 | 
     | out_reg[23]/Q  |   v   | out[23] | DFCX1_HV | 0.183 |   0.188 |    0.127 | 
     | out_reg[22]/D  |   v   | out[23] | DFCX1_HV | 0.000 |   0.188 |    0.127 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[22]/CP |   ^   | Clk   | DFCX1_HV | 0.006 |   0.006 |    0.067 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.183
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.058 | 
     | out_reg[10]/Q  |   v   | out[10] | DFCX1_HV | 0.180 |   0.183 |    0.122 | 
     | out_reg[9]/D   |   v   | out[10] | DFCX1_HV | 0.000 |   0.183 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.063 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.128
  Arrival Time                  0.189
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.061 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.058 | 
     | out_reg[8]/Q  |   v   | out[8] | DFCX1_HV | 0.187 |   0.189 |    0.128 | 
     | out_reg[7]/D  |   v   | out[8] | DFCX1_HV | 0.000 |   0.189 |    0.128 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.068 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin out_reg[16]/CP 
Endpoint:   out_reg[16]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[17]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.187
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[17]/CP |   ^   | Clk     | DFCX1_HV | 0.007 |   0.007 |   -0.053 | 
     | out_reg[17]/Q  |   v   | out[17] | DFCX1_HV | 0.180 |   0.187 |    0.127 | 
     | out_reg[16]/D  |   v   | out[17] | DFCX1_HV | 0.000 |   0.187 |    0.127 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[16]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.066 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin out_reg[31]/CP 
Endpoint:   out_reg[31]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[32]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.184
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.059 | 
     | out_reg[32]/Q  |   v   | out[32] | DFCX1_HV | 0.182 |   0.184 |    0.123 | 
     | out_reg[31]/D  |   v   | out[32] | DFCX1_HV | 0.000 |   0.184 |    0.123 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[31]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.191
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.062 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.054 | 
     | out_reg[1]/Q  |   v   | out[1] | DFCX1_HV | 0.183 |   0.191 |    0.129 | 
     | out_reg[0]/D  |   v   | out[1] | DFCX1_HV | 0.000 |   0.191 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.062 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.070 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.192
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.064 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.056 | 
     | out_reg[5]/Q  |   v   | out[5] | DFCX1_HV | 0.184 |   0.192 |    0.129 | 
     | out_reg[4]/D  |   v   | out[5] | DFCX1_HV | 0.000 |   0.192 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.064 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.071 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.186
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.064 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.059 | 
     | out_reg[15]/Q  |   v   | out[15] | DFCX1_HV | 0.181 |   0.186 |    0.122 | 
     | out_reg[14]/D  |   v   | out[15] | DFCX1_HV | 0.000 |   0.186 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.064 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.066 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.128
  Arrival Time                  0.193
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.065 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.057 | 
     | out_reg[4]/Q  |   v   | out[4] | DFCX1_HV | 0.185 |   0.193 |    0.128 | 
     | out_reg[3]/D  |   v   | out[4] | DFCX1_HV | 0.000 |   0.193 |    0.128 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.072 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.129
  Arrival Time                  0.194
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.065 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.008 |   0.008 |   -0.057 | 
     | out_reg[2]/Q  |   v   | out[2] | DFCX1_HV | 0.186 |   0.194 |    0.129 | 
     | out_reg[1]/D  |   v   | out[2] | DFCX1_HV | 0.000 |   0.194 |    0.129 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.073 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin out_reg[29]/CP 
Endpoint:   out_reg[29]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[30]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.189
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.065 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.062 | 
     | out_reg[30]/Q  |   v   | out[30] | DFCX1_HV | 0.186 |   0.189 |    0.124 | 
     | out_reg[29]/D  |   v   | out[30] | DFCX1_HV | 0.000 |   0.189 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[29]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.003 |    0.069 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin out_reg[18]/CP 
Endpoint:   out_reg[18]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[19]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.008
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.128
  Arrival Time                  0.196
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.068 | 
     | out_reg[19]/CP |   ^   | Clk     | DFCX1_HV | 0.007 |   0.007 |   -0.061 | 
     | out_reg[19]/Q  |   v   | out[19] | DFCX1_HV | 0.189 |   0.196 |    0.128 | 
     | out_reg[18]/D  |   v   | out[19] | DFCX1_HV | 0.000 |   0.196 |    0.128 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.068 | 
     | out_reg[18]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.192
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.072 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |   -0.070 | 
     | count_reg[0]/QN |   v   | n_0   | DFPX3_HV | 0.190 |   0.192 |    0.120 | 
     | count_reg[0]/D  |   v   | n_0   | DFPX3_HV | 0.000 |   0.192 |    0.120 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.072 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |    0.075 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.211
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.088 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.001 |   -0.086 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCX1_HV  | 0.182 |   0.184 |    0.096 | 
     | g142/A          |   ^   | count[2] | XOR2X1_HV | 0.000 |   0.184 |    0.096 | 
     | g142/Q          |   v   | n_3      | XOR2X1_HV | 0.027 |   0.211 |    0.124 | 
     | count_reg[2]/D  |   v   | n_3      | DFCX1_HV  | 0.000 |   0.211 |    0.124 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.088 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.089 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.001
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.228
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.104 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV   | 0.001 |   0.001 |   -0.102 | 
     | count_reg[3]/Q  |   ^   | count[3] | DFCX1_HV   | 0.198 |   0.199 |    0.096 | 
     | g140/B          |   ^   | count[3] | XNOR2X2_HV | 0.000 |   0.199 |    0.096 | 
     | g140/Q          |   v   | n_6      | XNOR2X2_HV | 0.029 |   0.228 |    0.124 | 
     | count_reg[3]/D  |   v   | n_6      | DFCX1_HV   | 0.000 |   0.228 |    0.124 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.104 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.105 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.240
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.130 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |   -0.127 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCX1_HV  | 0.178 |   0.181 |    0.051 | 
     | g136/A2         |   ^   | count[4] | AO21X3_HV | 0.000 |   0.181 |    0.051 | 
     | g136/Q          |   ^   | n_7      | AO21X3_HV | 0.060 |   0.240 |    0.111 | 
     | count_reg[4]/D  |   ^   | n_7      | DFCX1_HV  | 0.000 |   0.240 |    0.111 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.130 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.132 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Hold Check with Pin g135/A 
Endpoint:   g135/B         (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2cgate}
Analysis View: func_min
Other End Arrival Time          0.002
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.251
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.148 | 
     | count_reg[5]/CP |   ^   | Clk      | DFPX3_HV   | 0.002 |   0.002 |   -0.146 | 
     | count_reg[5]/Q  |   ^   | count[5] | DFPX3_HV   | 0.148 |   0.150 |    0.002 | 
     | g44/A           |   ^   | count[5] | NOR2XL_HV  | 0.000 |   0.150 |    0.002 | 
     | g44/Q           |   v   | n_11     | NOR2XL_HV  | 0.040 |   0.191 |    0.042 | 
     | g137/C          |   v   | n_11     | NAND3X1_HV | 0.000 |   0.191 |    0.042 | 
     | g137/Q          |   ^   | n_9      | NAND3X1_HV | 0.060 |   0.251 |    0.102 | 
     | g135/B          |   ^   | n_9      | NOR2XL_HV  | 0.000 |   0.251 |    0.102 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Pin   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |        |       |       |           |       |  Time   |   Time   | 
     |--------+-------+-------+-----------+-------+---------+----------| 
     | Clk    |   ^   | Clk   |           |       |   0.000 |    0.148 | 
     | g135/A |   ^   | Clk   | NOR2XL_HV | 0.002 |   0.002 |    0.151 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.002
+ Removal                       0.108
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.210
  Arrival Time                  3.003
  Slack Time                    2.793
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.207 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCX1_HV | 0.003 |   3.003 |    0.210 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.793 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.001 |    2.794 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.013
  Slack Time                    2.793
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.207 | 
     | out_reg[5]/RN |   ^   | Resetn | DFCX1_HV | 0.013 |   3.013 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.793 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.801 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.001
+ Removal                       0.107
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.208
  Arrival Time                  3.002
  Slack Time                    2.793
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.207 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.002 |   3.002 |    0.208 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.793 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    2.795 | 
     +-------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[6]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[7]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn        (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.015
  Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Resetn        |   ^   | Resetn |          |       |   3.000 |    0.205 | 
     | out_reg[2]/RN |   ^   | Resetn | DFCX1_HV | 0.015 |   3.015 |    0.220 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    2.795 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.803 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin out_reg[18]/CP 
Endpoint:   out_reg[18]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.008
+ Removal                       0.112
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.220
  Arrival Time                  3.016
  Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.204 | 
     | out_reg[18]/RN |   ^   | Resetn | DFCX1_HV | 0.016 |   3.016 |    0.220 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.796 | 
     | out_reg[18]/CP |   ^   | Clk   | DFCX1_HV | 0.008 |   0.008 |    2.804 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn         (^) triggered by  leading edge of 'Clk'
Analysis View: func_min
Other End Arrival Time          0.002
+ Removal                       0.109
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.211
  Arrival Time                  3.007
  Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |        |          |       |  Time   |   Time   | 
     |----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn         |   ^   | Resetn |          |       |   3.000 |    0.204 | 
     | out_reg[12]/RN |   ^   | Resetn | DFCX1_HV | 0.007 |   3.007 |    0.211 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    2.796 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    2.798 | 
     +------------------------------------------------------------------------+ 

