=====
SETUP
0.305
13.464
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
spi0/un2_step_id_i_a2_0_m2_am_cZ[3]
8.568
9.629
spi0/un2_step_id_i_a2_0_m2[3]
9.629
9.779
spi0/un2_step_id_i_a2_0_a2[3]
10.205
11.027
led_Z[0]
13.464
=====
SETUP
0.555
13.215
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
spi0/un2_step_id_1_0_m3_am_cZ[2]
8.568
9.667
spi0/un2_step_id_1_0_m3[2]
9.667
9.816
spi0/un2_step_id_1_0_m3_RNITMG61[2]
10.800
11.426
led_Z[1]
13.215
=====
SETUP
5.247
8.879
14.126
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[5]
4.370
4.828
clk_led4_9_cZ
5.248
6.309
clk_led4_cZ
6.728
7.789
cnt_Z[8]
8.879
=====
SETUP
5.247
8.879
14.126
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[5]
4.370
4.828
clk_led4_9_cZ
5.248
6.309
clk_led4_cZ
6.728
7.789
clk_led_0_Z[0]
8.879
=====
SETUP
5.826
7.944
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.332
un1_cnt_cry_4_0
6.332
6.389
un1_cnt_cry_5_0
6.389
6.446
un1_cnt_cry_6_0
6.446
6.503
un1_cnt_cry_7_0
6.503
6.560
un1_cnt_cry_8_0
6.560
7.123
cnt_Z[8]
7.944
=====
SETUP
6.185
7.585
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
6.794
un1_cnt_cry_11_0
6.794
6.851
un1_cnt_cry_12_0
6.851
6.908
un1_cnt_cry_13_0
6.908
6.965
un1_cnt_cry_14_0
6.965
7.022
un1_cnt_s_15_0
7.022
7.585
cnt_Z[15]
7.585
=====
SETUP
6.242
7.528
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
6.794
un1_cnt_cry_11_0
6.794
6.851
un1_cnt_cry_12_0
6.851
6.908
un1_cnt_cry_13_0
6.908
6.965
un1_cnt_cry_14_0
6.965
7.528
cnt_Z[14]
7.528
=====
SETUP
6.299
7.471
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
6.794
un1_cnt_cry_11_0
6.794
6.851
un1_cnt_cry_12_0
6.851
6.908
un1_cnt_cry_13_0
6.908
7.471
cnt_Z[13]
7.471
=====
SETUP
6.356
7.414
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
6.794
un1_cnt_cry_11_0
6.794
6.851
un1_cnt_cry_12_0
6.851
7.414
cnt_Z[12]
7.414
=====
SETUP
6.413
7.357
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
6.794
un1_cnt_cry_11_0
6.794
7.357
cnt_Z[11]
7.357
=====
SETUP
6.470
7.300
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
6.737
un1_cnt_cry_10_0
6.737
7.300
cnt_Z[10]
7.300
=====
SETUP
6.527
7.243
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[8]
4.370
4.828
un1_cnt_cry_8_0
5.635
6.680
un1_cnt_cry_9_0
6.680
7.243
cnt_Z[9]
7.243
=====
SETUP
6.704
7.066
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.332
un1_cnt_cry_4_0
6.332
6.389
un1_cnt_cry_5_0
6.389
6.446
un1_cnt_cry_6_0
6.446
6.503
un1_cnt_cry_7_0
6.503
7.066
cnt_Z[7]
7.066
=====
SETUP
6.761
7.009
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.332
un1_cnt_cry_4_0
6.332
6.389
un1_cnt_cry_5_0
6.389
6.446
un1_cnt_cry_6_0
6.446
7.009
cnt_Z[6]
7.009
=====
SETUP
6.818
6.952
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.332
un1_cnt_cry_4_0
6.332
6.389
un1_cnt_cry_5_0
6.389
6.952
cnt_Z[5]
6.952
=====
SETUP
6.875
6.895
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.332
un1_cnt_cry_4_0
6.332
6.895
cnt_Z[4]
6.895
=====
SETUP
6.932
6.838
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.275
un1_cnt_cry_3_0
6.275
6.838
cnt_Z[3]
6.838
=====
SETUP
6.989
6.781
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.173
6.218
un1_cnt_cry_2_0
6.218
6.781
cnt_Z[2]
6.781
=====
SETUP
7.325
6.444
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[0]
4.370
4.828
un1_cnt_cry_0_0
4.836
5.881
un1_cnt_cry_1_0
5.881
6.444
cnt_Z[1]
6.444
=====
SETUP
8.205
5.564
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[0]
4.370
4.828
un1_cnt_cry_0_0
4.836
5.564
cnt_Z[0]
5.564
=====
SETUP
8.307
5.462
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
clk_led_i_i_cZ[0]
4.836
5.462
clk_led_0_Z[0]
5.462
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
clk_led_i_i_cZ[0]
3.695
4.067
clk_led_0_Z[0]
4.067
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[12]
3.359
3.693
un1_cnt_cry_12_0
3.695
4.212
cnt_Z[12]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[14]
3.359
3.693
un1_cnt_cry_14_0
3.695
4.212
cnt_Z[14]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[2]
3.359
3.693
un1_cnt_cry_2_0
3.695
4.212
cnt_Z[2]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[6]
3.359
3.693
un1_cnt_cry_6_0
3.695
4.212
cnt_Z[6]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[0]
3.359
3.693
un1_cnt_cry_0_0
3.695
4.212
cnt_Z[0]
4.212
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[10]
3.359
3.693
un1_cnt_cry_10_0
3.927
4.444
cnt_Z[10]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[4]
3.359
3.693
un1_cnt_cry_4_0
3.927
4.444
cnt_Z[4]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[5]
3.359
3.693
un1_cnt_cry_5_0
3.927
4.444
cnt_Z[5]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[7]
3.359
3.693
un1_cnt_cry_7_0
3.927
4.444
cnt_Z[7]
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[15]
3.359
3.693
un1_cnt_s_15_0
3.930
4.447
cnt_Z[15]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[3]
3.359
3.693
un1_cnt_cry_3_0
3.930
4.447
cnt_Z[3]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[11]
3.359
3.693
un1_cnt_cry_11_0
3.930
4.447
cnt_Z[11]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[9]
3.359
3.693
un1_cnt_cry_9_0
3.930
4.447
cnt_Z[9]
4.447
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[13]
3.359
3.693
un1_cnt_cry_13_0
3.935
4.452
cnt_Z[13]
4.452
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[1]
3.359
3.693
un1_cnt_cry_1_0
3.935
4.452
cnt_Z[1]
4.452
=====
HOLD
1.943
5.303
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[8]
3.359
3.693
un1_cnt_cry_8_0
4.264
4.802
cnt_Z[8]
5.303
=====
HOLD
2.330
5.704
3.374
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[11]
3.359
3.693
clk_led4_10_cZ
3.927
4.299
clk_led4_cZ
4.532
4.917
cnt_Z[8]
5.704
=====
HOLD
2.330
5.704
3.374
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[11]
3.359
3.693
clk_led4_10_cZ
3.927
4.299
clk_led4_cZ
4.532
4.917
clk_led_0_Z[0]
5.704
=====
HOLD
5.428
8.788
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
spi0/un2_step_id_1_0_m3_am_cZ[2]
6.216
6.940
spi0/un2_step_id_1_0_m3[2]
6.940
7.038
spi0/un2_step_id_1_0_m3_RNITMG61[2]
7.572
7.957
led_Z[1]
8.788
=====
HOLD
5.587
8.946
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
spi0/un2_step_id_i_a2_0_m2_am_cZ[3]
6.216
6.947
spi0/un2_step_id_i_a2_0_m2[3]
6.947
7.036
spi0/un2_step_id_i_a2_0_a2[3]
7.277
7.833
led_Z[0]
8.946
