Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Carry_Save_Mul_Test_behav xil_defaultlib.Carry_Save_Mul_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 3 into 'C' is out of bounds [C:/Users/ratne/Desktop/Neural_Acceleration/XOR_NN/XOR_NN.srcs/sources_1/new/RCA.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA_default
Compiling module xil_defaultlib.Carry_Save_Multiplier_default
Compiling module xil_defaultlib.Carry_Save_Mul_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Carry_Save_Mul_Test_behav
