// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Outline_phase1_row (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] A_address1;
output   A_ce1;
input  [23:0] A_q1;
output  [12:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
output  [12:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] A_address0;
reg A_ce0;
reg A_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] trunc_ln23_fu_105_p1;
reg   [7:0] trunc_ln23_reg_207;
wire    ap_CS_fsm_state2;
wire   [13:0] tmp_s_fu_109_p3;
reg   [13:0] tmp_s_reg_212;
wire   [23:0] denom_1_fu_182_p3;
reg   [23:0] denom_1_reg_218;
wire    ap_CS_fsm_state4;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_idle;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0;
wire   [23:0] grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out;
wire    grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_idle;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0;
wire   [13:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1;
wire   [12:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
wire   [12:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
reg    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg;
wire   [0:0] icmp_ln23_fu_93_p2;
wire    ap_CS_fsm_state3;
reg    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [8:0] i_fu_56;
wire   [8:0] add_ln23_fu_99_p2;
wire  signed [24:0] sext_ln34_fu_126_p1;
wire   [24:0] add_ln34_fu_130_p2;
wire   [0:0] tmp_fu_136_p3;
wire   [0:0] tmp_704_fu_148_p3;
wire   [0:0] xor_ln34_fu_156_p2;
wire   [0:0] and_ln34_fu_162_p2;
wire   [0:0] xor_ln34_1_fu_168_p2;
wire   [23:0] select_ln34_fu_174_p3;
wire   [23:0] denom_fu_144_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg = 1'b0;
#0 i_fu_56 = 9'd0;
end

top_kernel_top_kernel_Pipeline_phase1_sum grp_top_kernel_Pipeline_phase1_sum_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start),
    .ap_done(grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready),
    .zext_ln29(tmp_s_reg_212),
    .A_address0(grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0),
    .A_q0(A_q0),
    .p_out(grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_phase1_norm grp_top_kernel_Pipeline_phase1_norm_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start),
    .ap_done(grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready),
    .zext_ln29(tmp_s_reg_212),
    .A_address0(grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1),
    .A_ce1(grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1),
    .A_q1(A_q1),
    .i(trunc_ln23_reg_207),
    .conv_i421(denom_1_reg_218),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_93_p2 == 1'd0))) begin
            grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_56 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_93_p2 == 1'd0))) begin
        i_fu_56 <= add_ln23_fu_99_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_1_reg_218 <= denom_1_fu_182_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_s_reg_212[13 : 6] <= tmp_s_fu_109_p3[13 : 6];
        trunc_ln23_reg_207 <= trunc_ln23_fu_105_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_ce0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_ce1 = grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_93_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_93_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_93_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address1 = grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1;

assign add_ln23_fu_99_p2 = (i_fu_56 + 9'd1);

assign add_ln34_fu_130_p2 = ($signed(sext_ln34_fu_126_p1) + $signed(25'd65536));

assign and_ln34_fu_162_p2 = (xor_ln34_fu_156_p2 & tmp_704_fu_148_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign denom_1_fu_182_p3 = ((xor_ln34_1_fu_168_p2[0:0] == 1'b1) ? select_ln34_fu_174_p3 : denom_fu_144_p1);

assign denom_fu_144_p1 = add_ln34_fu_130_p2[23:0];

assign grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start = grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg;

assign grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start = grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg;

assign icmp_ln23_fu_93_p2 = ((i_fu_56 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln34_fu_174_p3 = ((and_ln34_fu_162_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln34_fu_126_p1 = $signed(grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out);

assign tmp_704_fu_148_p3 = add_ln34_fu_130_p2[32'd23];

assign tmp_fu_136_p3 = add_ln34_fu_130_p2[32'd24];

assign tmp_s_fu_109_p3 = {{trunc_ln23_fu_105_p1}, {6'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;

assign trunc_ln23_fu_105_p1 = i_fu_56[7:0];

assign xor_ln34_1_fu_168_p2 = (tmp_fu_136_p3 ^ tmp_704_fu_148_p3);

assign xor_ln34_fu_156_p2 = (tmp_fu_136_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_s_reg_212[5:0] <= 6'b000000;
end

endmodule //top_kernel_top_kernel_Outline_phase1_row
