{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556086982029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556086982029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 14:23:01 2019 " "Processing started: Wed Apr 24 14:23:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556086982029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556086982029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_gui_dotline -c qsys_gui_dotline " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_gui_dotline -c qsys_gui_dotline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556086982029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1556086982554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/nios_ii_colorbar.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/nios_ii_colorbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_II_colorbar " "Found entity 1: Nios_II_colorbar" {  } { { "../rtl/Nios_II_colorbar.v" "" { Text "D:/project/qsys_gui_dotline/rtl/Nios_II_colorbar.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/lcd/rlcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/lcd/rlcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 rlcd_driver " "Found entity 1: rlcd_driver" {  } { { "../rtl/LCD/rlcd_driver.v" "" { Text "D:/project/qsys_gui_dotline/rtl/LCD/rlcd_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/lcd/mlcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/lcd/mlcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlcd_driver " "Found entity 1: mlcd_driver" {  } { { "../rtl/LCD/mlcd_driver.v" "" { Text "D:/project/qsys_gui_dotline/rtl/LCD/mlcd_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/lcd/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/lcd/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../rtl/LCD/lcd_top.v" "" { Text "D:/project/qsys_gui_dotline/rtl/LCD/lcd_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/lcd/lcd_signal_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/lcd/lcd_signal_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_signal_sel " "Found entity 1: lcd_signal_sel" {  } { { "../rtl/LCD/lcd_signal_sel.v" "" { Text "D:/project/qsys_gui_dotline/rtl/LCD/lcd_signal_sel.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/LCD/clk_div.v" "" { Text "D:/project/qsys_gui_dotline/rtl/LCD/clk_div.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "../qsys/hardware/synthesis/qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/hardware/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/hardware/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "../qsys/hardware/synthesis/submodules/qsys_irq_mapper.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982700 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982738 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: qsys_mm_interconnect_0_id_router_003_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982746 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_id_router_003 " "Found entity 2: qsys_mm_interconnect_0_id_router_003" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_id_router_001_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982748 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_id_router_001 " "Found entity 2: qsys_mm_interconnect_0_id_router_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_id_router_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982751 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_id_router " "Found entity 2: qsys_mm_interconnect_0_id_router" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_addr_router_002_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982753 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_addr_router_002 " "Found entity 2: qsys_mm_interconnect_0_addr_router_002" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982756 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: qsys_mm_interconnect_0_addr_router_001" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556086982758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982759 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_addr_router " "Found entity 2: qsys_mm_interconnect_0_addr_router" {  } { { "../qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/hardware/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_lcd_data_out " "Found entity 1: qsys_pio_lcd_data_out" {  } { { "../qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_out.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_lcd_data_in " "Found entity 1: qsys_pio_lcd_data_in" {  } { { "../qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_in.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_lcd_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_mlcd_cs_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_mlcd_cs_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_mlcd_cs_n " "Found entity 1: qsys_pio_mlcd_cs_n" {  } { { "../qsys/hardware/synthesis/submodules/qsys_pio_mlcd_cs_n.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_pio_mlcd_cs_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_epcs_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_epcs_flash_sub " "Found entity 1: qsys_epcs_flash_sub" {  } { { "../qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982779 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_epcs_flash " "Found entity 2: qsys_epcs_flash" {  } { { "../qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "../qsys/hardware/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_jtag_uart_sim_scfifo_w" {  } { { "../qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_uart_scfifo_w " "Found entity 2: qsys_jtag_uart_scfifo_w" {  } { { "../qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_jtag_uart_sim_scfifo_r" {  } { { "../qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_uart_scfifo_r " "Found entity 4: qsys_jtag_uart_scfifo_r" {  } { { "../qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag_uart " "Found entity 5: qsys_jtag_uart" {  } { { "../qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sysid_qsys " "Found entity 1: qsys_sysid_qsys" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sysid_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_input_efifo_module " "Found entity 1: qsys_sdram_input_efifo_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982791 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram " "Found entity 2: qsys_sdram" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086982791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086982791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_ic_data_module " "Found entity 1: qsys_nios2_qsys_ic_data_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_qsys_ic_tag_module " "Found entity 2: qsys_nios2_qsys_ic_tag_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_qsys_bht_module " "Found entity 3: qsys_nios2_qsys_bht_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_qsys_register_bank_a_module " "Found entity 4: qsys_nios2_qsys_register_bank_a_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_qsys_register_bank_b_module " "Found entity 5: qsys_nios2_qsys_register_bank_b_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_qsys_dc_tag_module " "Found entity 6: qsys_nios2_qsys_dc_tag_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_qsys_dc_data_module " "Found entity 7: qsys_nios2_qsys_dc_data_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_qsys_dc_victim_module " "Found entity 8: qsys_nios2_qsys_dc_victim_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_qsys_nios2_oci_debug " "Found entity 9: qsys_nios2_qsys_nios2_oci_debug" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_qsys_ociram_sp_ram_module " "Found entity 10: qsys_nios2_qsys_ociram_sp_ram_module" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_qsys_nios2_ocimem " "Found entity 11: qsys_nios2_qsys_nios2_ocimem" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_qsys_nios2_avalon_reg " "Found entity 12: qsys_nios2_qsys_nios2_avalon_reg" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_qsys_nios2_oci_break " "Found entity 13: qsys_nios2_qsys_nios2_oci_break" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_qsys_nios2_oci_xbrk " "Found entity 14: qsys_nios2_qsys_nios2_oci_xbrk" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_qsys_nios2_oci_dbrk " "Found entity 15: qsys_nios2_qsys_nios2_oci_dbrk" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_qsys_nios2_oci_itrace " "Found entity 16: qsys_nios2_qsys_nios2_oci_itrace" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_qsys_nios2_oci_td_mode " "Found entity 17: qsys_nios2_qsys_nios2_oci_td_mode" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_qsys_nios2_oci_dtrace " "Found entity 18: qsys_nios2_qsys_nios2_oci_dtrace" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: qsys_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_nios2_qsys_nios2_oci_fifo " "Found entity 22: qsys_nios2_qsys_nios2_oci_fifo" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_nios2_qsys_nios2_oci_pib " "Found entity 23: qsys_nios2_qsys_nios2_oci_pib" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_nios2_qsys_nios2_oci_im " "Found entity 24: qsys_nios2_qsys_nios2_oci_im" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_nios2_qsys_nios2_performance_monitors " "Found entity 25: qsys_nios2_qsys_nios2_performance_monitors" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_nios2_qsys_nios2_oci " "Found entity 26: qsys_nios2_qsys_nios2_oci" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_nios2_qsys " "Found entity 27: qsys_nios2_qsys" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: qsys_nios2_qsys_jtag_debug_module_sysclk" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_jtag_debug_module_tck " "Found entity 1: qsys_nios2_qsys_jtag_debug_module_tck" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: qsys_nios2_qsys_jtag_debug_module_wrapper" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_mult_cell " "Found entity 1: qsys_nios2_qsys_mult_cell" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_mult_cell.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_oci_test_bench " "Found entity 1: qsys_nios2_qsys_oci_test_bench" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_oci_test_bench.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_test_bench " "Found entity 1: qsys_nios2_qsys_test_bench" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys_test_bench.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/project/qsys_gui_dotline/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/qsys_gui_dotline/rtl/sdram_bridge_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/qsys_gui_dotline/rtl/sdram_bridge_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_bridge_control " "Found entity 1: sdram_bridge_control" {  } { { "../rtl/sdram_bridge_control.v" "" { Text "D:/project/qsys_gui_dotline/rtl/sdram_bridge_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "D:/project/qsys_gui_dotline/par/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556086983482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556086983482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2_qsys.v(2120) " "Verilog HDL or VHDL warning at qsys_nios2_qsys.v(2120): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2_qsys.v(2122) " "Verilog HDL or VHDL warning at qsys_nios2_qsys.v(2122): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2_qsys.v(2278) " "Verilog HDL or VHDL warning at qsys_nios2_qsys.v(2278): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983505 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2_qsys.v(3102) " "Verilog HDL or VHDL warning at qsys_nios2_qsys.v(3102): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_nios2_qsys.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983508 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(316) " "Verilog HDL or VHDL warning at qsys_sdram.v(316): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(326) " "Verilog HDL or VHDL warning at qsys_sdram.v(326): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983515 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(336) " "Verilog HDL or VHDL warning at qsys_sdram.v(336): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983515 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(680) " "Verilog HDL or VHDL warning at qsys_sdram.v(680): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_sdram.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983516 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_epcs_flash.v(401) " "Verilog HDL or VHDL warning at qsys_epcs_flash.v(401): conditional expression evaluates to a constant" {  } { { "../qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" "" { Text "D:/project/qsys_gui_dotline/qsys/hardware/synthesis/submodules/qsys_epcs_flash.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1556086983518 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lcd_all_colorbar " "Top-level design entity \"lcd_all_colorbar\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1556086983591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/qsys_gui_dotline/par/output_files/qsys_gui_dotline.map.smsg " "Generated suppressed messages file D:/project/qsys_gui_dotline/par/output_files/qsys_gui_dotline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556086983646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556086983710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 14:23:03 2019 " "Processing ended: Wed Apr 24 14:23:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556086983710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556086983710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556086983710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556086983710 ""}
