
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62+55 (git sha1 e2f0c4d9a, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `area_estimate/area_estimate.ys' --

1. Executing Verilog-2005 frontend: /home/dp665/tinytapeout/tinytapeout/src/market_microstructure.v
Parsing Verilog input from `/home/dp665/tinytapeout/tinytapeout/src/market_microstructure.v' to AST representation.
Generating RTLIL representation for module `\spiModule'.
Generating RTLIL representation for module `\market_microstructure'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \market_microstructure
Used module:     \spiModule

2.2. Analyzing design hierarchy..
Top module:  \market_microstructure
Used module:     \spiModule
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11 in module spiModule.
Marked 1 switch rules as full_case in process $proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:58$8 in module spiModule.
Marked 1 switch rules as full_case in process $proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:45$4 in module spiModule.
Marked 1 switch rules as full_case in process $proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1 in module spiModule.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~9 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11'.
     1/2: $0\data_send[7:0]
     2/2: $0\val[0:0]
Creating decoders for process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:58$8'.
     1/1: $0\shift_reg[7:0]
Creating decoders for process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:45$4'.
     1/1: $0\counter[2:0]
Creating decoders for process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
     1/4: $0\prev[0:0]
     2/4: $0\s2[0:0]
     3/4: $0\s1[0:0]
     4/4: $0\clk_rise[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spiModule.\val' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11'.
  created $dff cell `$procdff$55' with positive edge clock.
Creating register for signal `\spiModule.\data_send' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11'.
  created $dff cell `$procdff$56' with positive edge clock.
Creating register for signal `\spiModule.\shift_reg' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:58$8'.
  created $dff cell `$procdff$57' with positive edge clock.
Creating register for signal `\spiModule.\counter' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:45$4'.
  created $dff cell `$procdff$58' with positive edge clock.
Creating register for signal `\spiModule.\s1' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$59' with positive edge clock.
Creating register for signal `\spiModule.\s2' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$60' with positive edge clock.
Creating register for signal `\spiModule.\prev' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$61' with positive edge clock.
Creating register for signal `\spiModule.\cs1' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$62' with positive edge clock.
Creating register for signal `\spiModule.\cs2' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$63' with positive edge clock.
Creating register for signal `\spiModule.\clk_rise' using process `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
  created $dff cell `$procdff$64' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11'.
Removing empty process `spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:70$11'.
Found and cleaned up 2 empty switches in `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:58$8'.
Removing empty process `spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:58$8'.
Found and cleaned up 2 empty switches in `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:45$4'.
Removing empty process `spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:45$4'.
Found and cleaned up 2 empty switches in `\spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
Removing empty process `spiModule.$proc$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:24$1'.
Cleaned up 9 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 3 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 36 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Computing hashes of 35 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Computing hashes of 34 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 3 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 34 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$64 ($dff) from module spiModule (D = $procmux$50_Y, Q = \clk_rise, rval = 1'0).
Adding SRST signal on $procdff$55 ($dff) from module spiModule (D = $procmux$24_Y, Q = \val, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$66 ($sdff) from module spiModule (D = 1'1, Q = \val).
Adding SRST signal on $procdff$56 ($dff) from module spiModule (D = $procmux$19_Y, Q = \data_send, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$70 ($sdff) from module spiModule (D = { \shift_reg [6:0] \mosi }, Q = \data_send).
Adding SRST signal on $procdff$57 ($dff) from module spiModule (D = $procmux$31_Y, Q = \shift_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$72 ($sdff) from module spiModule (D = { \shift_reg [6:0] \mosi }, Q = \shift_reg).
Adding SRST signal on $procdff$58 ($dff) from module spiModule (D = $procmux$36_Y, Q = \counter, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$74 ($sdff) from module spiModule (D = $add$/home/dp665/tinytapeout/tinytapeout/src/spi/spiModule.v:51$7_Y [2:0], Q = \counter).
Adding SRST signal on $procdff$59 ($dff) from module spiModule (D = \sclk, Q = \s1, rval = 1'0).
Adding SRST signal on $procdff$60 ($dff) from module spiModule (D = \s1, Q = \s2, rval = 1'0).
Adding SRST signal on $procdff$61 ($dff) from module spiModule (D = \s2, Q = \prev, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..
Removed 16 unused cells and 45 unused wires.
<suppressed ~22 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 22 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

4.16. Finished fast OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 22 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 22 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

6.9. Finished fast OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 22 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 22 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

8.9. Finished fast OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /home/dp665/tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/dp665/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=3:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=3:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=3:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~438 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.
<suppressed ~399 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 46 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Computing hashes of 45 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 45 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..
Removed 2 unused cells and 158 unused wires.
<suppressed ~3 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \market_microstructure..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \market_microstructure.
  Optimizing cells in module \spiModule.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\market_microstructure'.
Computing hashes of 0 cells of `\market_microstructure'.
Finding duplicate cells in `\market_microstructure'.
Finding identical cells in module `\spiModule'.
Computing hashes of 43 cells of `\spiModule'.
Finding duplicate cells in `\spiModule'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \market_microstructure..
Finding unused cells or wires in module \spiModule..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module market_microstructure.
Optimizing module spiModule.

10.16. Finished fast OPT passes. (There is nothing left to do.)

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    unmapped dff cell: $_DFF_P_
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~4 debug messages>
Mapping DFF cells in module `\market_microstructure':
Mapping DFF cells in module `\spiModule':
  mapped 25 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\market_microstructure' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

12.1.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

12.2. Extracting gate netlist of module `\spiModule' to `<abc-temp-dir>/input.blif'..

12.2.1. Executed ABC.
Extracted 60 gates and 90 wires to a netlist network with 28 inputs and 23 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Feb 13 2026 03:44:49)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/dp665/tinytapeout/tinytapeout/test/utils/sg13g2_stdcell_typ_1p20V_25C.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/home/dp665/tinytapeout/tinytapeout/test/utils/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (30 skipped: 14 seq; 6 tri-state; 0 no func; 10 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.01 sec
ABC: Memory =    2.85 MB. Time =     0.01 sec
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: 
ABC: YOSYS_ABC_DONE 

12.2.2. Re-integrating ABC results.
ABC RESULTS:     sg13g2_a21o_1 cells:        7
ABC RESULTS:    sg13g2_a21oi_1 cells:       19
ABC RESULTS:     sg13g2_and2_1 cells:        2
ABC RESULTS:      sg13g2_inv_1 cells:       11
ABC RESULTS:    sg13g2_nand2_1 cells:        1
ABC RESULTS:   sg13g2_nand2b_1 cells:        1
ABC RESULTS:   sg13g2_nand3b_1 cells:        2
ABC RESULTS:     sg13g2_nor2_1 cells:        1
ABC RESULTS:    sg13g2_nor2b_1 cells:        6
ABC RESULTS:    sg13g2_o21ai_1 cells:       10
ABC RESULTS:      sg13g2_or3_1 cells:        9
ABC RESULTS:        internal signals:       39
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       23
Removing temp directory.
Removing global temp directory.

13. Printing statistics.

=== market_microstructure ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       12        - wires
       47        - wire bits
       12        - public wires
       47        - public wire bits
        8        - ports
       43        - port bits

=== spiModule ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      174        - wires
      290        - wire bits
       18        - public wires
       41        - public wire bits
        9        - ports
       16        - port bits
       94 1.87E+03 cells
        7   88.906   sg13g2_a21o_1
       19  172.368   sg13g2_a21oi_1
        2   18.144   sg13g2_and2_1
       25  1224.72   sg13g2_dfrbpq_1
       11   59.875   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   25.402   sg13g2_nand3b_1
        1    7.258   sg13g2_nor2_1
        6   54.432   sg13g2_nor2b_1
       10    90.72   sg13g2_o21ai_1
        9  114.307   sg13g2_or3_1

   Chip area for module '\spiModule': 1872.460800
     of which used for sequential elements: 1224.720000 (65.41%)

=== design hierarchy ===

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
        -        - market_microstructure

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
       12        - wires
       47        - wire bits
       12        - public wires
       47        - public wire bits
        8        - ports
       43        - port bits
        -        - memories
        -        - memory bits
        -        - processes
        -        - cells

End of script. Logfile hash: 582fdd6f38, CPU: user 0.06s system 0.00s, MEM: 19.55 MB peak
Yosys 0.62+55 (git sha1 e2f0c4d9a, clang++ 18.1.8 -fPIC -O3)
Time spent: 54% 1x abc (0 sec), 8% 1x techmap (0 sec), ...
