# SPDX-License-Identifier: MIT
# Copyright (C) 2025-2026, Advanced Micro Devices, Inc. All rights reserved.

"""Host wrappers for the FlyDSL sparse MLA prefill kernel (gfx942).

- ``flydsl_sparse_mla_prefill``        : Phase A flat fp8 cache, and (with
  ``packed=True``) the paged ``fp8_ds_mla`` / flat576 single-region path.
- ``flydsl_sparse_mla_prefill_2region``: Phase B2 two-region native path
  (compressed OCP pool + SWA fnuz cache, shared online softmax).

Callers must supply tensors in the layout/dtype the kernel expects.  This module
does **not** cast, copy, or allocate per-forward scratch (except one-time launch
stubs for compile-time-disabled optional kernel inputs).
"""

from functools import lru_cache

import torch
from flydsl.expr.typing import Stream

from .kernels.sparse_mla_prefill import compile_sparse_mla_prefill
from .kernels.tensor_shim import _run_compiled

__all__ = ["flydsl_sparse_mla_prefill", "flydsl_sparse_mla_prefill_2region"]

NUM_HEADS = 128
HEAD_DIM = 512  # DSv4 (448 nope + 64 rope)
GLM_HEAD_DIM = 576  # GLM/DSv3.2 (512 latent + 64 rope)
V_DIM = 512
SUPPORTED_HEAD_DIMS = (HEAD_DIM, GLM_HEAD_DIM)
DEFAULT_SOFTMAX_SCALE = HEAD_DIM**-0.5
GLM_CACHE_ROW = GLM_HEAD_DIM  # flat fp8 row stride (bytes) for glm_flat576

# Launch stubs for kernel parameters that stay in the ABI but are unused when
# ``single_request=True`` or ``has_sink=False`` at compile time.  Created once.
_STUB: dict[tuple, torch.Tensor] = {}


def _stub_i32(device: torch.device) -> torch.Tensor:
    key = ("i32", str(device))
    if key not in _STUB:
        _STUB[key] = torch.zeros(1, dtype=torch.int32, device=device)
    return _STUB[key]


def _stub_sink(device: torch.device) -> torch.Tensor:
    key = ("sink", str(device))
    if key not in _STUB:
        _STUB[key] = torch.zeros(NUM_HEADS, dtype=torch.float32, device=device)
    return _STUB[key]


def _stub_f32_one(device: torch.device) -> torch.Tensor:
    key = ("f32_one", str(device))
    if key not in _STUB:
        _STUB[key] = torch.ones(1, dtype=torch.float32, device=device)
    return _STUB[key]


@lru_cache(maxsize=64)
def _get_kernel(
    head_dim: int,
    v_dim: int,
    num_regions: int,
    has_sink: bool,
    r0_dtype: str,
    r0_fnuz: bool,
    r1_dtype: str,
    r1_fnuz: bool,
    qk_split: bool,
    block_n: int,
    block_h: int,
    split_kv: bool,
    packed: bool,
    scale_mode: str,
    softmax_scale: float,
    single_request: bool,
    cache_layout: str,
    rope_bf16: bool = False,
):
    return compile_sparse_mla_prefill(
        head_dim=head_dim,
        v_dim=v_dim,
        num_regions=num_regions,
        has_sink=has_sink,
        region0_dtype=r0_dtype,
        region0_is_fnuz=r0_fnuz,
        region1_dtype=r1_dtype,
        region1_is_fnuz=r1_fnuz,
        qk_split=qk_split,
        block_n=block_n,
        block_h=block_h,
        split_kv=split_kv,
        packed=packed,
        scale_mode=scale_mode,
        softmax_scale=softmax_scale,
        single_request=single_request,
        cache_layout=cache_layout,
        rope_bf16=rope_bf16,
    )


def _check_gfx942(device) -> None:
    try:
        arch = torch.cuda.get_device_properties(device.index).gcnArchName
    except Exception:
        arch = ""
    if not arch.lower().split(":")[0].startswith("gfx942"):
        raise ValueError(f"flydsl_sparse_mla_prefill is gfx942-only, got {arch!r}")


def _fx_stream(device, stream):
    launch_stream = torch.cuda.current_stream(device) if stream is None else stream
    return Stream(launch_stream)


def _require_cuda(*tensors: torch.Tensor) -> None:
    for t in tensors:
        if not t.is_cuda:
            raise ValueError("flydsl_sparse_mla_prefill requires CUDA/HIP tensors")


def _require_int32_contiguous(t: torch.Tensor, name: str) -> torch.Tensor:
    if t.dtype != torch.int32:
        raise TypeError(f"{name} must be int32, got {t.dtype}")
    if not t.is_contiguous():
        raise ValueError(f"{name} must be contiguous")
    return t


def _require_int32_1d(t: torch.Tensor, name: str, *, numel: int | None = None) -> torch.Tensor:
    t = _require_int32_contiguous(t, name)
    if t.dim() != 1:
        raise ValueError(f"{name} must be 1D, got shape {tuple(t.shape)}")
    if numel is not None and t.numel() != numel:
        raise ValueError(f"{name} must have {numel} elements, got {t.numel()}")
    return t


def _require_f32_1d(t: torch.Tensor, name: str, *, numel: int) -> torch.Tensor:
    if t.dtype != torch.float32:
        raise TypeError(f"{name} must be float32, got {t.dtype}")
    if t.dim() != 1:
        raise ValueError(f"{name} must be 1D, got shape {tuple(t.shape)}")
    if not t.is_contiguous():
        raise ValueError(f"{name} must be contiguous")
    if t.numel() != numel:
        raise ValueError(f"{name} must have {numel} elements, got {t.numel()}")
    return t


def _require_bf16_contiguous(t: torch.Tensor, name: str) -> torch.Tensor:
    if t.dtype != torch.bfloat16:
        raise TypeError(f"{name} must be bfloat16, got {t.dtype}")
    if not t.is_contiguous():
        raise ValueError(f"{name} must be contiguous")
    return t


def _flat_bf16(t: torch.Tensor, name: str) -> torch.Tensor:
    # Collapse [num_queries, num_heads, head_dim] -> [num_queries*num_heads,
    # head_dim] (contiguous view, no copy).  We deliberately do NOT flatten to
    # 1D: a fully-flat [num_queries*128*head_dim] tensor whose leading dim hits
    # 2^31 (num_queries >= 32768 for bf16 512-d) overflows the int32 shape field
    # the FlyDSL host ABI packs per memref dim (struct 'i').  The 2D shape keeps
    # every dim < 2^31 (max 128*max_queries), and the kernel indexes q/out as a
    # flat byte buffer via a per-CTA int64 base, so rank is immaterial on-device.
    t = _require_bf16_contiguous(t, name)
    return t.reshape(t.shape[0] * t.shape[1], t.shape[2])


def _validate_qout(q: torch.Tensor, out: torch.Tensor) -> tuple[int, int, int, int]:
    if q.dim() != 3 or out.dim() != 3:
        raise ValueError(f"q/out must be 3D [s_q, H, D], got q={tuple(q.shape)} out={tuple(out.shape)}")
    num_queries, num_heads, head_dim = q.shape
    out_sq, out_h, v_dim = out.shape
    if (out_sq, out_h) != (num_queries, num_heads):
        raise ValueError("q and out must share (num_queries, num_heads)")
    if num_heads != NUM_HEADS or head_dim not in SUPPORTED_HEAD_DIMS or v_dim != V_DIM:
        raise NotImplementedError(
            f"requires H={NUM_HEADS}, head_dim in {SUPPORTED_HEAD_DIMS}, v_dim={V_DIM}; "
            f"got H={num_heads}, head_dim={head_dim}, v_dim={v_dim}"
        )
    return num_queries, num_heads, head_dim, v_dim


def _packed_cache_u8(cache: torch.Tensor, block_size: int) -> tuple[torch.Tensor, int, int]:
    if cache.dim() != 3 or cache.shape[-1] != 584:
        raise ValueError(f"packed cache must be [num_blocks, block_size, 584], got {tuple(cache.shape)}")
    num_blocks, blk, _ = cache.shape
    if blk != block_size:
        raise ValueError(f"cache block_size {blk} != block_size arg {block_size}")
    if not cache.is_contiguous():
        raise ValueError("packed cache must be contiguous")
    num_rows = num_blocks * block_size
    cache_u8 = cache.view(torch.uint8).reshape(-1)
    return cache_u8, num_rows, num_blocks


def _glm_cache_u8(cache: torch.Tensor, block_size: int) -> tuple[torch.Tensor, int, int]:
    """GLM/DSv3.2 flat fp8 cache [num_blocks, block_size, 576] (fp8 or uint8).

    The whole row is fp8 (512 latent + 64 rope); the per-tensor scale lives
    outside the cache and is folded into the kernel scale.
    """
    if cache.dim() != 3 or cache.shape[-1] != GLM_CACHE_ROW:
        raise ValueError(
            f"glm cache must be [num_blocks, block_size, {GLM_CACHE_ROW}], got {tuple(cache.shape)}"
        )
    num_blocks, blk, _ = cache.shape
    if blk != block_size:
        raise ValueError(f"cache block_size {blk} != block_size arg {block_size}")
    if not cache.is_contiguous():
        raise ValueError("glm cache must be contiguous")
    if cache.element_size() != 1:
        raise ValueError("glm cache must be a 1-byte dtype (fp8 or uint8)")
    num_rows = num_blocks * block_size
    cache_u8 = cache.view(torch.uint8).reshape(-1)
    return cache_u8, num_rows, num_blocks


def _resolve_q_req(
    q_req: torch.Tensor | None,
    *,
    num_queries: int,
    single_request: bool,
    device: torch.device,
) -> torch.Tensor:
    if single_request:
        return _stub_i32(device)
    if q_req is None:
        raise ValueError("q_req [num_queries] int32 is required when single_request=False")
    return _require_int32_1d(q_req, "q_req", numel=num_queries)


def _resolve_sink(
    attn_sink: torch.Tensor | None,
    *,
    has_sink: bool,
    device: torch.device,
) -> torch.Tensor:
    if not has_sink:
        return _stub_sink(device)
    if attn_sink is None:
        raise ValueError("attn_sink [128] float32 is required for this kernel specialization")
    return _require_f32_1d(attn_sink, "attn_sink", numel=NUM_HEADS)


def _resolve_f32_scalar(
    scale: torch.Tensor | float | None,
    name: str,
    *,
    device: torch.device,
) -> torch.Tensor:
    """Return a contiguous f32 [1] tensor (vLLM ``layer._q_scale`` / ``_k_scale``)."""
    if scale is None:
        return _stub_f32_one(device)
    if isinstance(scale, float):
        return torch.tensor([scale], dtype=torch.float32, device=device)
    return _require_f32_1d(scale, name, numel=1)


def flydsl_sparse_mla_prefill(
    q: torch.Tensor,  # [num_queries, 128, 512] bf16 contiguous
    kv: torch.Tensor,  # flat fp8 [num_kv_rows, 1, 512] (Phase A) OR packed cache (packed=True)
    indices: torch.Tensor,  # flat int32 CSR values, contiguous
    indptr: torch.Tensor,  # [num_queries + 1] int32, contiguous
    out: torch.Tensor,  # [num_queries, 128, 512] bf16 contiguous (in place)
    *,
    attn_sink: torch.Tensor | None = None,  # [128] f32 contiguous (packed + has_sink)
    block_table: torch.Tensor | None = None,  # [num_reqs, max_blocks] int32 contiguous (packed)
    block_size: int = 1,
    packed: bool = False,
    scale_mode: str = "none",  # "none" | "ue8m0" (DSv4) | "per_tensor" (GLM)
    q_scale: torch.Tensor | float | None = None,  # f32 [1], layer._q_scale
    kv_scale: torch.Tensor | float | None = None,  # f32 [1], layer._k_scale
    q_req: torch.Tensor | None = None,  # [num_queries] int32 (only if single_request=False)
    num_kv_rows: int | None = None,
    single_request: bool = True,
    block_n: int = 32,  # KV tile rows (compile-time); gfx942 V2 path supports 32 only
    rope_bf16: bool = False,  # DSv4 only: dot the 64 RoPE dims in bf16 (not fp8 re-quant)
    stream: torch.cuda.Stream | None = None,
) -> None:
    """Run sparse MLA prefill in-place into ``out``.

    Supports DSv4 (``head_dim=512``) and GLM/DSv3.2 (``head_dim=576``, inferred
    from ``q``).  GLM uses a flat fp8 cache ``[num_blocks, block_size, 576]``
    with ``scale_mode='per_tensor'`` and runtime ``q_scale`` / ``kv_scale``
    f32 [1] launch args (mirrors ``mla_decode_fwd``).  Softmax scale is
    ``1/sqrt(head_dim)`` at compile time.  All tensor args must already match
    kernel dtype/layout.
    """
    _require_cuda(q, kv, indices, indptr, out)
    _check_gfx942(q.device)
    num_queries, num_heads, head_dim, v_dim = _validate_qout(q, out)
    _require_int32_1d(indptr, "indptr", numel=num_queries + 1)
    indices_i32 = _require_int32_1d(indices, "indices")
    q_flat = _flat_bf16(q, "q")
    out_flat = _flat_bf16(out, "out")
    is_glm = head_dim == GLM_HEAD_DIM
    base_scale = head_dim ** -0.5

    if rope_bf16 and (not packed or is_glm):
        raise NotImplementedError(
            "rope_bf16 is only supported on the packed DSv4 fp8_ds_mla path (head_dim=512)"
        )

    if not packed:
        if is_glm:
            raise NotImplementedError("head_dim=576 (GLM) requires packed=True")
        if attn_sink is not None:
            raise NotImplementedError("attn_sink requires packed=True")
        if kv.dim() != 3 or kv.shape[1] != 1 or kv.shape[2] != head_dim:
            raise ValueError(f"flat kv must be [num_kv_rows, 1, {head_dim}], got {tuple(kv.shape)}")
        if not kv.is_contiguous():
            raise ValueError("kv must be contiguous")
        kv_u8 = kv.view(torch.uint8).reshape(-1)
        n_kv_rows = kv.shape[0]
        exe = _get_kernel(
            head_dim=head_dim, v_dim=v_dim, num_regions=1, has_sink=False,
            r0_dtype="fp8", r0_fnuz=True, r1_dtype="fp8", r1_fnuz=True,
            qk_split=False, block_n=block_n, block_h=16, split_kv=False, packed=False, scale_mode="none",
            softmax_scale=DEFAULT_SOFTMAX_SCALE, single_request=True,
            cache_layout="fp8_ds_mla",
        )
        with torch.cuda.device(q.device.index):
            _run_compiled(
                exe, q_flat, kv_u8, indices_i32, indptr, out_flat,
                int(num_queries), int(n_kv_rows), _fx_stream(q.device, stream),
            )
        return

    if block_table is None:
        raise ValueError("packed=True requires block_table [num_reqs, max_blocks] int32")
    if is_glm:
        if attn_sink is not None:
            raise NotImplementedError("GLM/DSv3.2 single-region path has no attn_sink")
        if scale_mode not in ("per_tensor", "none"):
            raise ValueError(f"GLM head_dim=576 requires scale_mode='per_tensor', got {scale_mode!r}")
        cache_layout = "glm_flat576"
        kernel_scale_mode = "per_tensor"
        cache_u8, default_rows, _ = _glm_cache_u8(kv, block_size)
    else:
        cache_layout = "fp8_ds_mla"
        kernel_scale_mode = scale_mode
        cache_u8, default_rows, _ = _packed_cache_u8(kv, block_size)
    n_kv_rows = int(num_kv_rows) if num_kv_rows is not None else default_rows
    if block_table.dim() != 2:
        raise ValueError(f"block_table must be 2D [num_reqs, max_blocks], got {tuple(block_table.shape)}")
    bt_flat = _require_int32_contiguous(block_table, "block_table").view(-1)
    max_blocks = block_table.shape[1]
    has_sink = attn_sink is not None
    q_req_t = _resolve_q_req(q_req, num_queries=num_queries, single_request=single_request, device=q.device)
    sink_t = _resolve_sink(attn_sink, has_sink=has_sink, device=q.device)
    q_sc_t = _resolve_f32_scalar(q_scale, "q_scale", device=q.device)
    kv_sc_t = _resolve_f32_scalar(kv_scale, "kv_scale", device=q.device)

    exe = _get_kernel(
        head_dim=head_dim, v_dim=v_dim, num_regions=1, has_sink=has_sink,
        r0_dtype="fp8", r0_fnuz=True, r1_dtype="fp8", r1_fnuz=True,
        qk_split=not is_glm, block_n=block_n, block_h=16, split_kv=False, packed=True,
        scale_mode=kernel_scale_mode,
        softmax_scale=base_scale, single_request=single_request,
        cache_layout=cache_layout, rope_bf16=rope_bf16,
    )
    with torch.cuda.device(q.device.index):
        _run_compiled(
            exe,
            q_flat,
            cache_u8,
            indices_i32,
            indptr,
            bt_flat,
            cache_u8,
            indices_i32,
            indptr,
            bt_flat,
            q_req_t,
            sink_t,
            out_flat,
            q_sc_t,
            kv_sc_t,
            int(num_queries),
            int(n_kv_rows),
            int(n_kv_rows),
            int(block_size),
            int(block_size),
            int(max_blocks),
            int(max_blocks),
            _fx_stream(q.device, stream),
        )


def flydsl_sparse_mla_prefill_2region(
    q: torch.Tensor,
    out: torch.Tensor,
    main_cache: torch.Tensor,
    main_indices: torch.Tensor,
    main_indptr: torch.Tensor,
    main_block_table: torch.Tensor,
    extra_cache: torch.Tensor,
    extra_indices: torch.Tensor,
    extra_indptr: torch.Tensor,
    extra_block_table: torch.Tensor,
    *,
    block_size: int,
    attn_sink: torch.Tensor | None = None,
    extra_block_size: int | None = None,
    main_num_rows: int | None = None,
    extra_num_rows: int | None = None,
    q_req: torch.Tensor | None = None,
    main_is_fnuz: bool = True,
    extra_is_fnuz: bool = False,
    main_scale_mode: str = "none",
    rope_bf16: bool = False,
    single_request: bool = True,
    validate_regions: bool = True,
    stream: torch.cuda.Stream | None = None,
) -> None:
    """Phase B2: two-region native sparse MLA prefill (compressed + SWA).

    Region roles are positional, not semantic: ``main_*`` is region0 and
    ``extra_*`` is region1.  The kernel attends region0 tile 0 first to seed the
    shared online-softmax state and derives the per-query tile count from
    region0, so **region0 (main) must be non-empty for every query**: an empty
    per-query region0 segment silently drops region1 (wrong answer) and a fully
    empty ``main_indices`` buffer faults.  region1 (extra) may be empty.  The
    caller therefore MUST map whichever production pool is guaranteed non-empty
    onto ``main_*`` and keep the mapping consistent across format, scale, block
    table, and order (the two pools differ: e.g. compressed top-k vs
    sliding-window, with different fp8 conventions).  ``main_is_fnuz`` /
    ``extra_is_fnuz`` set each region's NoPE fp8 convention (region0 defaults
    fnuz, region1 OCP); pass them explicitly to match the cache you supply.
    ``validate_regions=True`` (default) enforces the region0 non-empty invariant
    host-side (one device reduction + sync); set it ``False`` only when the
    caller guarantees it.

    ``main_scale_mode`` controls region0 per-64-block UE8M0 scale handling:
    ``"none"`` (default) takes the fast DMA path and assumes unity scale bytes;
    ``"ue8m0"`` routes region0 through the register-staged convert load so the
    cache's per-block UE8M0 scale bytes are folded in.  region1 always reads its
    UE8M0 scale bytes via the convert path.

    ``rope_bf16`` selects the QK RoPE precision: ``False`` (default) re-quantizes
    the bf16 RoPE tail to fp8 (faster, ~2-4%); ``True`` dots the 64 RoPE dims in
    bf16 to match the vLLM NoPE-fp8 / RoPE-bf16 contract.
    """
    if main_scale_mode not in ("none", "ue8m0"):
        raise ValueError(f"main_scale_mode must be 'none' or 'ue8m0', got {main_scale_mode!r}")
    _require_cuda(q, out, main_cache, extra_cache, main_indices, main_indptr, extra_indices, extra_indptr)
    _check_gfx942(q.device)
    num_queries, num_heads, head_dim, v_dim = _validate_qout(q, out)
    _require_int32_1d(main_indptr, "main_indptr", numel=num_queries + 1)
    _require_int32_1d(extra_indptr, "extra_indptr", numel=num_queries + 1)

    e_block_size = block_size if extra_block_size is None else extra_block_size
    m_cache_u8, m_default_rows, _ = _packed_cache_u8(main_cache, block_size)
    e_cache_u8, e_default_rows, _ = _packed_cache_u8(extra_cache, e_block_size)
    m_rows = int(main_num_rows) if main_num_rows is not None else m_default_rows
    e_rows = int(extra_num_rows) if extra_num_rows is not None else e_default_rows

    m_idx = _require_int32_1d(main_indices, "main_indices")
    m_iptr = _require_int32_1d(main_indptr, "main_indptr", numel=num_queries + 1)
    e_idx = _require_int32_1d(extra_indices, "extra_indices")
    e_iptr = _require_int32_1d(extra_indptr, "extra_indptr", numel=num_queries + 1)

    # ---- Region-0 (main / SWA) non-empty contract (see docstring) ----------
    # An empty region0 either faults (fully empty main_indices) or silently
    # drops region1 (empty per-query span), so enforce the invariant here.
    if m_idx.numel() == 0:
        raise ValueError(
            "flydsl_sparse_mla_prefill_2region: region0 (main_indices) must be non-empty; "
            "the kernel seeds shared softmax state from region0 tile 0"
        )
    if validate_regions:
        main_lens = m_iptr[1:] - m_iptr[:-1]
        if bool((main_lens < 1).any().item()):
            raise ValueError(
                "flydsl_sparse_mla_prefill_2region requires every query's region0 (main) "
                "segment to be non-empty (region0 is the always-present sliding window); "
                "pass validate_regions=False to skip this check when the contract is guaranteed"
            )

    if main_block_table.dim() != 2 or extra_block_table.dim() != 2:
        raise ValueError("main_block_table and extra_block_table must be 2D [num_reqs, max_blocks]")
    m_bt = _require_int32_contiguous(main_block_table, "main_block_table").view(-1)
    e_bt = _require_int32_contiguous(extra_block_table, "extra_block_table").view(-1)
    m_max_blocks = main_block_table.shape[1]
    e_max_blocks = extra_block_table.shape[1]

    has_sink = attn_sink is not None
    q_req_t = _resolve_q_req(q_req, num_queries=num_queries, single_request=single_request, device=q.device)
    sink_t = _resolve_sink(attn_sink, has_sink=has_sink, device=q.device)
    q_flat = _flat_bf16(q, "q")
    out_flat = _flat_bf16(out, "out")

    if head_dim != HEAD_DIM:
        raise NotImplementedError("two-region path is DSv4-only (head_dim=512); GLM is single-region")
    q_sc_t = _stub_f32_one(q.device)
    kv_sc_t = _stub_f32_one(q.device)
    exe = _get_kernel(
        head_dim=head_dim, v_dim=v_dim, num_regions=2, has_sink=has_sink,
        r0_dtype="fp8", r0_fnuz=main_is_fnuz, r1_dtype="fp8", r1_fnuz=extra_is_fnuz,
        qk_split=True, block_n=32, block_h=16, split_kv=False, packed=True,
        scale_mode=main_scale_mode,
        softmax_scale=DEFAULT_SOFTMAX_SCALE, single_request=single_request,
        cache_layout="fp8_ds_mla", rope_bf16=rope_bf16,
    )
    with torch.cuda.device(q.device.index):
        _run_compiled(
            exe,
            q_flat,
            m_cache_u8,
            m_idx,
            m_iptr,
            m_bt,
            e_cache_u8,
            e_idx,
            e_iptr,
            e_bt,
            q_req_t,
            sink_t,
            out_flat,
            q_sc_t,
            kv_sc_t,
            int(num_queries),
            int(m_rows),
            int(e_rows),
            int(block_size),
            int(e_block_size),
            int(m_max_blocks),
            int(e_max_blocks),
            _fx_stream(q.device, stream),
        )
