# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Entrega02_.srcs/sources_1/new/fsm_moore.vhd" \
"../../../../Entrega02_.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
