// Seed: 3144587473
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always #1 @(posedge id_1 & id_1 or posedge 1) id_3 = 1'b0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wand  id_4
);
  always @(posedge 1'b0 & id_1) id_0 = id_1;
  assign id_4 = 1'b0;
  or (id_4, id_1, id_2);
  assign id_0 = 1;
  wire id_6;
  wire id_7;
  module_0(
      id_7, id_6, id_7
  );
  supply0 id_8 = id_2;
endmodule
