

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'
================================================================
* Date:           Mon Jul 14 02:16:35 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.363 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      658|      658|  6.580 us|  6.580 us|  657|  657|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_2_loop_for_channel_pad_2  |      656|      656|         2|          1|          1|   656|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     199|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      35|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      35|     311|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_3ns_8ns_8_1_1_U97  |mul_3ns_8ns_8_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  40|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_163_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln57_fu_137_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln59_fu_292_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln60_1_fu_271_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln60_2_fu_281_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln60_fu_265_p2       |         +|   0|  0|  16|           9|           9|
    |empty_205_fu_205_p2      |         +|   0|  0|  16|           9|           9|
    |icmp_ln57_fu_131_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln59_fu_149_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_1_fu_249_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_fu_243_p2      |      icmp|   0|  0|  14|           7|           1|
    |or_ln60_fu_255_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln57_1_fu_169_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln57_fu_155_p3    |    select|   0|  0|   8|           1|           1|
    |storemerge565_fu_318_p3  |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 199|          96|          69|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten23_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    8|         16|
    |c_fu_66                                 |   9|          2|    3|          6|
    |indvar_flatten23_fu_70                  |   9|          2|   10|         20|
    |n_fu_62                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln60_reg_360         |   9|   0|    9|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_66                  |   3|   0|    3|          0|
    |indvar_flatten23_fu_70   |  10|   0|   10|          0|
    |n_fu_62                  |   8|   0|    8|          0|
    |or_ln60_reg_355          |   1|   0|    1|          0|
    |trunc_ln59_reg_351       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|OutPadConv2_1_address0  |  out|    9|   ap_memory|                                                 OutPadConv2_1|         array|
|OutPadConv2_1_ce0       |  out|    1|   ap_memory|                                                 OutPadConv2_1|         array|
|OutPadConv2_1_we0       |  out|    1|   ap_memory|                                                 OutPadConv2_1|         array|
|OutPadConv2_1_d0        |  out|   16|   ap_memory|                                                 OutPadConv2_1|         array|
|OutPadConv2_address0    |  out|    9|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_ce0         |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_we0         |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_d0          |  out|   16|   ap_memory|                                                   OutPadConv2|         array|
|OutPool0_address0       |  out|   10|   ap_memory|                                                      OutPool0|         array|
|OutPool0_ce0            |  out|    1|   ap_memory|                                                      OutPool0|         array|
|OutPool0_q0             |   in|   16|   ap_memory|                                                      OutPool0|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

