read_verilog top.v
synth
cd top
select -assert-none y reg_assign %a %d
