(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-05-08T02:08:00Z")
 (DESIGN "Ball")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Ball")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch2_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Clock_Millis_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch1_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch4_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch3_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MPU6050_I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN2_0.q MODIN2_0.main_2 (2.232:2.232:2.232))
    (INTERCONNECT MODIN2_0.q MODIN2_1.main_2 (2.689:2.689:2.689))
    (INTERCONNECT MODIN2_0.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_2 (2.697:2.697:2.697))
    (INTERCONNECT MODIN2_1.q MODIN2_0.main_1 (3.133:3.133:3.133))
    (INTERCONNECT MODIN2_1.q MODIN2_1.main_1 (3.130:3.130:3.130))
    (INTERCONNECT MODIN2_1.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_1 (3.147:3.147:3.147))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_0.main_4 (3.175:3.175:3.175))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_1.main_4 (3.184:3.184:3.184))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_4 (3.138:3.138:3.138))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_0.main_3 (3.176:3.176:3.176))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_1.main_3 (3.186:3.186:3.186))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_3 (3.149:3.149:3.149))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (2.308:2.308:2.308))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_2 (2.308:2.308:2.308))
    (INTERCONNECT MODIN5_0.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.215:3.215:3.215))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_1 (2.313:2.313:2.313))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_1 (2.313:2.313:2.313))
    (INTERCONNECT MODIN5_1.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_4 (3.189:3.189:3.189))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_4 (3.189:3.189:3.189))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_3 (3.187:3.187:3.187))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_3 (3.187:3.187:3.187))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_2 (2.623:2.623:2.623))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_2 (3.549:3.549:3.549))
    (INTERCONNECT MODIN8_0.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_1 (3.525:3.525:3.525))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_1 (2.630:2.630:2.630))
    (INTERCONNECT MODIN8_1.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_1 (4.135:4.135:4.135))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_4 (3.440:3.440:3.440))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_4 (4.368:4.368:4.368))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.632:2.632:2.632))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_3 (3.242:3.242:3.242))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_3 (4.168:4.168:4.168))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (8.500:8.500:8.500))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.main_0 (8.524:8.524:8.524))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (8.524:8.524:8.524))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (8.500:8.500:8.500))
    (INTERCONNECT ClockBlock.dclk_1 Clock_Millis_Interrupt.interrupt (6.544:6.544:6.544))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch2_Timer_Interrupt.interrupt (9.261:9.261:9.261))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch1_Timer_Interrupt.interrupt (7.684:7.684:7.684))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (8.365:8.365:8.365))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.main_0 (8.353:8.353:8.353))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (8.353:8.353:8.353))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (8.365:8.365:8.365))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch4_Timer_Interrupt.interrupt (4.981:4.981:4.981))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (6.385:6.385:6.385))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (6.374:6.374:6.374))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (6.385:6.385:6.385))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch3_Timer_Interrupt.interrupt (6.262:6.262:6.262))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (6.140:6.140:6.140))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.main_0 (5.847:5.847:5.847))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (7.469:7.469:7.469))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (6.140:6.140:6.140))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_140.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1426.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1427.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_156.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1631.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1632.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_140.q Drive_DC_Motor_In1\(0\).pin_input (7.123:7.123:7.123))
    (INTERCONNECT Net_1426.q Pendulum_DC_Motor_In1\(0\).pin_input (6.624:6.624:6.624))
    (INTERCONNECT Net_1427.q Pendulum_DC_Motor_In2\(0\).pin_input (6.555:6.555:6.555))
    (INTERCONNECT Net_156.q Drive_DC_Motor_In2\(0\).pin_input (7.204:7.204:7.204))
    (INTERCONNECT Net_1631.q Flywheel_DC_Motor_In1\(0\).pin_input (5.750:5.750:5.750))
    (INTERCONNECT Net_1632.q Flywheel_DC_Motor_In2\(0\).pin_input (6.685:6.685:6.685))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.082:6.082:6.082))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.751:4.751:4.751))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.746:5.746:5.746))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (8.499:8.499:8.499))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_140.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.592:2.592:2.592))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.592:2.592:2.592))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_156.main_1 (2.644:2.644:2.644))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (2.632:2.632:2.632))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (2.632:2.632:2.632))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_140.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_156.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.596:2.596:2.596))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (4.462:4.462:4.462))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (3.504:3.504:3.504))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.217:3.217:3.217))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.914:3.914:3.914))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (4.438:4.438:4.438))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.513:3.513:3.513))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (4.468:4.468:4.468))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_2 (2.902:2.902:2.902))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_2 (2.896:2.896:2.896))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.213:3.213:3.213))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.734:4.734:4.734))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.776:4.776:4.776))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.202:4.202:4.202))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.808:3.808:3.808))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (3.812:3.812:3.812))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.316:2.316:2.316))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.769:2.769:2.769))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (2.791:2.791:2.791))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.635:4.635:4.635))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (3.689:3.689:3.689))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_1 (3.692:3.692:3.692))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_1 (5.196:5.196:5.196))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (2.913:2.913:2.913))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (6.433:6.433:6.433))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.089:4.089:4.089))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (7.003:7.003:7.003))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (5.983:5.983:5.983))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (6.940:6.940:6.940))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (3.937:3.937:3.937))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (4.081:4.081:4.081))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (7.232:7.232:7.232))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (8.130:8.130:8.130))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (9.052:9.052:9.052))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_0 (2.615:2.615:2.615))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_0 (2.609:2.609:2.609))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_530\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_611\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (9.610:9.610:9.610))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (9.022:9.022:9.022))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (9.941:9.941:9.941))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (8.268:8.268:8.268))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (9.709:9.709:9.709))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (3.746:3.746:3.746))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (4.658:4.658:4.658))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (5.258:5.258:5.258))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (2.780:2.780:2.780))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (2.785:2.785:2.785))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.309:2.309:2.309))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (7.231:7.231:7.231))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (7.217:7.217:7.217))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (8.132:8.132:8.132))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (4.174:4.174:4.174))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (3.257:3.257:3.257))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (3.257:3.257:3.257))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (4.163:4.163:4.163))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (6.572:6.572:6.572))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (6.556:6.556:6.556))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (2.600:2.600:2.600))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (8.129:8.129:8.129))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (8.148:8.148:8.148))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (9.032:9.032:9.032))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (7.181:7.181:7.181))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (4.716:4.716:4.716))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (6.265:6.265:6.265))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (7.153:7.153:7.153))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (7.366:7.366:7.366))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (7.370:7.370:7.370))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (8.270:8.270:8.270))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (8.106:8.106:8.106))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (4.720:4.720:4.720))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (3.805:3.805:3.805))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (4.748:4.748:4.748))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (9.213:9.213:9.213))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (8.654:8.654:8.654))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (6.960:6.960:6.960))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (9.150:9.150:9.150))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (5.497:5.497:5.497))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (4.580:4.580:4.580))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (3.269:3.269:3.269))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1631.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.891:2.891:2.891))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1632.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (2.609:2.609:2.609))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (2.609:2.609:2.609))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1631.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1632.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.882:2.882:2.882))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (4.463:4.463:4.463))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (3.504:3.504:3.504))
    (INTERCONNECT MPU6050_SCL\(0\).fb \\MPU6050_I2C\:I2C_FF\\.scl_in (8.010:8.010:8.010))
    (INTERCONNECT MPU6050_SDA\(0\).fb \\MPU6050_I2C\:I2C_FF\\.sda_in (8.011:8.011:8.011))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.scl_out MPU6050_SCL\(0\).pin_input (7.717:7.717:7.717))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.interrupt \\MPU6050_I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.sda_out MPU6050_SDA\(0\).pin_input (7.560:7.560:7.560))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1426.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.606:2.606:2.606))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1427.main_1 (3.249:3.249:3.249))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (2.317:2.317:2.317))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1426.main_0 (4.830:4.830:4.830))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1427.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.872:3.872:3.872))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (4.258:4.258:4.258))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (4.475:4.475:4.475))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (3.508:3.508:3.508))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.771:3.771:3.771))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.773:3.773:3.773))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.224:2.224:2.224))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_2 (3.536:3.536:3.536))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_2 (2.917:2.917:2.917))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.812:2.812:2.812))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.798:2.798:2.798))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.852:5.852:5.852))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (3.504:3.504:3.504))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.462:4.462:4.462))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.905:3.905:3.905))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.905:3.905:3.905))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.328:2.328:2.328))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.526:2.526:2.526))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.523:2.523:2.523))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (2.526:2.526:2.526))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.308:6.308:6.308))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.877:6.877:6.877))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (5.869:5.869:5.869))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (4.468:4.468:4.468))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_1 (8.691:8.691:8.691))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_1 (7.810:7.810:7.810))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (2.292:2.292:2.292))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (5.636:5.636:5.636))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.661:6.661:6.661))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (3.343:3.343:3.343))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (6.740:6.740:6.740))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (6.725:6.725:6.725))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (3.343:3.343:3.343))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (4.306:4.306:4.306))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (7.655:7.655:7.655))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (6.059:6.059:6.059))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (3.741:3.741:3.741))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_0 (3.349:3.349:3.349))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (2.259:2.259:2.259))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.863:2.863:2.863))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (7.340:7.340:7.340))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (3.721:3.721:3.721))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (4.029:4.029:4.029))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (7.340:7.340:7.340))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (7.311:7.311:7.311))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (5.372:5.372:5.372))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (7.344:7.344:7.344))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.683:2.683:2.683))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (2.674:2.674:2.674))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.538:2.538:2.538))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (2.536:2.536:2.536))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.242:2.242:2.242))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (2.827:2.827:2.827))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (5.554:5.554:5.554))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (5.536:5.536:5.536))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (6.468:6.468:6.468))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (2.824:2.824:2.824))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (4.469:4.469:4.469))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (2.826:2.826:2.826))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.604:2.604:2.604))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (2.599:2.599:2.599))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (6.620:6.620:6.620))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (3.897:3.897:3.897))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (2.809:2.809:2.809))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (2.804:2.804:2.804))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (4.827:4.827:4.827))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (6.632:6.632:6.632))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (4.418:4.418:4.418))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (4.854:4.854:4.854))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (4.293:4.293:4.293))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (4.418:4.418:4.418))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (4.802:4.802:4.802))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (2.625:2.625:2.625))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (4.430:4.430:4.430))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (2.674:2.674:2.674))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (6.703:6.703:6.703))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (6.134:6.134:6.134))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (2.674:2.674:2.674))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (7.618:7.618:7.618))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (4.325:4.325:4.325))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (2.677:2.677:2.677))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_0.main_0 (3.580:3.580:3.580))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_1.main_0 (3.571:3.571:3.571))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.140:3.140:3.140))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.588:3.588:3.588))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.588:3.588:3.588))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.506:4.506:4.506))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.856:2.856:2.856))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.521:2.521:2.521))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.259:4.259:4.259))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_1 (4.259:4.259:4.259))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (5.584:5.584:5.584))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_1 (4.259:4.259:4.259))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (4.259:4.259:4.259))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.354:3.354:3.354))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.654:3.654:3.654))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.605:2.605:2.605))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_2 (3.670:3.670:3.670))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.864:2.864:2.864))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.230:2.230:2.230))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.556:2.556:2.556))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.557:2.557:2.557))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.476:3.476:3.476))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_3 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_2 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_0.main_0 (4.570:4.570:4.570))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_1.main_0 (4.570:4.570:4.570))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_0 (4.064:4.064:4.064))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (4.644:4.644:4.644))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.278:3.278:3.278))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.137:4.137:4.137))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.584:2.584:2.584))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_1 (2.626:2.626:2.626))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (2.613:2.613:2.613))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_1 (2.626:2.626:2.626))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.460:3.460:3.460))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.425:3.425:3.425))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.510:2.510:2.510))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_2 (3.435:3.435:3.435))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.865:2.865:2.865))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.864:2.864:2.864))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.293:2.293:2.293))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.621:2.621:2.621))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.620:2.620:2.620))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.472:3.472:3.472))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_2 (4.376:4.376:4.376))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_2 (4.060:4.060:4.060))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_2 (5.967:5.967:5.967))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (4.071:4.071:4.071))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.951:3.951:3.951))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.843:4.843:4.843))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.907:2.907:2.907))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_1 (3.403:3.403:3.403))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_1 (3.413:3.413:3.413))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_0 (3.414:3.414:3.414))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.946:2.946:2.946))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_1 (2.946:2.946:2.946))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (3.865:3.865:3.865))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_1 (2.946:2.946:2.946))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.946:2.946:2.946))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (3.584:3.584:3.584))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_0 (3.584:3.584:3.584))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (4.917:4.917:4.917))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_0 (3.584:3.584:3.584))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (3.584:3.584:3.584))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.773:2.773:2.773))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_4 (3.689:3.689:3.689))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_3 (4.745:4.745:4.745))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_3 (4.182:4.182:4.182))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.547:3.547:3.547))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.548:3.548:3.548))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.304:2.304:2.304))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_2 (3.517:3.517:3.517))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.282:2.282:2.282))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.768:2.768:2.768))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.789:2.789:2.789))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.684:3.684:3.684))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_3 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_0.main_0 (4.072:4.072:4.072))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_1.main_0 (4.999:4.999:4.999))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.288:3.288:3.288))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.429:3.429:3.429))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.430:3.430:3.430))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.324:4.324:4.324))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.584:2.584:2.584))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (2.625:2.625:2.625))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.541:3.541:3.541))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.540:3.540:3.540))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_2 (3.505:3.505:3.505))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.293:2.293:2.293))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.815:2.815:2.815))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.810:2.810:2.810))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.705:3.705:3.705))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.178:8.178:8.178))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.187:8.187:8.187))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.348:8.348:8.348))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\MPU6050_I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\)_PAD Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\)_PAD Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch1\(0\)_PAD RC_Ch1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\)_PAD RC_Ch2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch4\(0\)_PAD RC_Ch4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch3\(0\)_PAD RC_Ch3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\)_PAD Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\)_PAD Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\)_PAD Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\)_PAD Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\)_PAD MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\)_PAD MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\)_PAD Drive_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\)_PAD Drive_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\)_PAD Pendulum_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\)_PAD Pendulum_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Status_LED\(0\)_PAD Status_LED\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
