

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_readB'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     203|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     203|    372|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_392_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln61_fu_432_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln63_fu_451_p2         |         +|   0|  0|  39|          32|          32|
    |j_3_fu_466_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_387_p2        |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln59_fu_401_p2        |      icmp|   0|  0|  39|          32|          32|
    |i_fu_438_p3                |    select|   0|  0|  32|           1|          32|
    |j_fu_406_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 300|         194|         134|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2_load  |   9|          2|   32|         64|
    |gmem_blk_n_R               |   9|          2|    1|          2|
    |i_1_fu_126                 |   9|          2|   32|         64|
    |itr_fu_130                 |   9|          2|   31|         62|
    |j_2_fu_122                 |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         16|  131|        262|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |gmem_addr_read_reg_556                     |  32|   0|   32|          0|
    |i_1_fu_126                                 |  32|   0|   32|          0|
    |icmp_ln59_reg_540                          |   1|   0|    1|          0|
    |itr_fu_130                                 |  31|   0|   31|          0|
    |j_2_fu_122                                 |  32|   0|   32|          0|
    |j_reg_545                                  |  32|   0|   32|          0|
    |trunc_ln59_reg_551                         |   4|   0|    4|          0|
    |trunc_ln59_reg_551_pp0_iter2_reg           |   4|   0|    4|          0|
    |trunc_ln63_1_reg_576                       |  28|   0|   28|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 203|   0|  203|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readB|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|empty                  |   in|   31|     ap_none|                            empty|        scalar|
|sext_ln57              |   in|   62|     ap_none|                        sext_ln57|        scalar|
|B_15_address0          |  out|    4|   ap_memory|                             B_15|         array|
|B_15_ce0               |  out|    1|   ap_memory|                             B_15|         array|
|B_15_we0               |  out|    1|   ap_memory|                             B_15|         array|
|B_15_d0                |  out|   32|   ap_memory|                             B_15|         array|
|B_14_address0          |  out|    4|   ap_memory|                             B_14|         array|
|B_14_ce0               |  out|    1|   ap_memory|                             B_14|         array|
|B_14_we0               |  out|    1|   ap_memory|                             B_14|         array|
|B_14_d0                |  out|   32|   ap_memory|                             B_14|         array|
|B_13_address0          |  out|    4|   ap_memory|                             B_13|         array|
|B_13_ce0               |  out|    1|   ap_memory|                             B_13|         array|
|B_13_we0               |  out|    1|   ap_memory|                             B_13|         array|
|B_13_d0                |  out|   32|   ap_memory|                             B_13|         array|
|B_12_address0          |  out|    4|   ap_memory|                             B_12|         array|
|B_12_ce0               |  out|    1|   ap_memory|                             B_12|         array|
|B_12_we0               |  out|    1|   ap_memory|                             B_12|         array|
|B_12_d0                |  out|   32|   ap_memory|                             B_12|         array|
|B_11_address0          |  out|    4|   ap_memory|                             B_11|         array|
|B_11_ce0               |  out|    1|   ap_memory|                             B_11|         array|
|B_11_we0               |  out|    1|   ap_memory|                             B_11|         array|
|B_11_d0                |  out|   32|   ap_memory|                             B_11|         array|
|B_10_address0          |  out|    4|   ap_memory|                             B_10|         array|
|B_10_ce0               |  out|    1|   ap_memory|                             B_10|         array|
|B_10_we0               |  out|    1|   ap_memory|                             B_10|         array|
|B_10_d0                |  out|   32|   ap_memory|                             B_10|         array|
|B_9_address0           |  out|    4|   ap_memory|                              B_9|         array|
|B_9_ce0                |  out|    1|   ap_memory|                              B_9|         array|
|B_9_we0                |  out|    1|   ap_memory|                              B_9|         array|
|B_9_d0                 |  out|   32|   ap_memory|                              B_9|         array|
|B_8_address0           |  out|    4|   ap_memory|                              B_8|         array|
|B_8_ce0                |  out|    1|   ap_memory|                              B_8|         array|
|B_8_we0                |  out|    1|   ap_memory|                              B_8|         array|
|B_8_d0                 |  out|   32|   ap_memory|                              B_8|         array|
|B_7_address0           |  out|    4|   ap_memory|                              B_7|         array|
|B_7_ce0                |  out|    1|   ap_memory|                              B_7|         array|
|B_7_we0                |  out|    1|   ap_memory|                              B_7|         array|
|B_7_d0                 |  out|   32|   ap_memory|                              B_7|         array|
|B_6_address0           |  out|    4|   ap_memory|                              B_6|         array|
|B_6_ce0                |  out|    1|   ap_memory|                              B_6|         array|
|B_6_we0                |  out|    1|   ap_memory|                              B_6|         array|
|B_6_d0                 |  out|   32|   ap_memory|                              B_6|         array|
|B_5_address0           |  out|    4|   ap_memory|                              B_5|         array|
|B_5_ce0                |  out|    1|   ap_memory|                              B_5|         array|
|B_5_we0                |  out|    1|   ap_memory|                              B_5|         array|
|B_5_d0                 |  out|   32|   ap_memory|                              B_5|         array|
|B_4_address0           |  out|    4|   ap_memory|                              B_4|         array|
|B_4_ce0                |  out|    1|   ap_memory|                              B_4|         array|
|B_4_we0                |  out|    1|   ap_memory|                              B_4|         array|
|B_4_d0                 |  out|   32|   ap_memory|                              B_4|         array|
|B_3_address0           |  out|    4|   ap_memory|                              B_3|         array|
|B_3_ce0                |  out|    1|   ap_memory|                              B_3|         array|
|B_3_we0                |  out|    1|   ap_memory|                              B_3|         array|
|B_3_d0                 |  out|   32|   ap_memory|                              B_3|         array|
|B_2_address0           |  out|    4|   ap_memory|                              B_2|         array|
|B_2_ce0                |  out|    1|   ap_memory|                              B_2|         array|
|B_2_we0                |  out|    1|   ap_memory|                              B_2|         array|
|B_2_d0                 |  out|   32|   ap_memory|                              B_2|         array|
|B_1_address0           |  out|    4|   ap_memory|                              B_1|         array|
|B_1_ce0                |  out|    1|   ap_memory|                              B_1|         array|
|B_1_we0                |  out|    1|   ap_memory|                              B_1|         array|
|B_1_d0                 |  out|   32|   ap_memory|                              B_1|         array|
|B_address0             |  out|    4|   ap_memory|                                B|         array|
|B_ce0                  |  out|    1|   ap_memory|                                B|         array|
|B_we0                  |  out|    1|   ap_memory|                                B|         array|
|B_d0                   |  out|   32|   ap_memory|                                B|         array|
|dim                    |   in|   32|     ap_none|                              dim|        scalar|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 6 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 8 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 9 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57"   --->   Operation 10 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i62 %sext_ln57_read"   --->   Operation 12 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln57 = store i31 0, i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 14 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %i_1" [../matmul_partition.cpp:57]   --->   Operation 15 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %j_2" [../matmul_partition.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%itr_1 = load i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 18 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.52ns)   --->   "%icmp_ln57 = icmp_eq  i31 %itr_1, i31 %tmp" [../matmul_partition.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln57 = add i31 %itr_1, i31 1" [../matmul_partition.cpp:57]   --->   Operation 21 'add' 'add_ln57' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body14.split, void %loop2.loopexit.exitStub" [../matmul_partition.cpp:57]   --->   Operation 22 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [../matmul_partition.cpp:59]   --->   Operation 23 'load' 'j_2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln59 = icmp_eq  i32 %j_2_load, i32 %dim_read" [../matmul_partition.cpp:59]   --->   Operation 24 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%j = select i1 %icmp_ln59, i32 0, i32 %j_2_load" [../matmul_partition.cpp:59]   --->   Operation 25 'select' 'j' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %j" [../matmul_partition.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln57 = store i31 %add_ln57, i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 27 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [../matmul_partition.cpp:61]   --->   Operation 28 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57_cast" [../matmul_partition.cpp:57]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %i_1_load, i32 1" [../matmul_partition.cpp:61]   --->   Operation 30 'add' 'add_ln61' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.69ns)   --->   "%i = select i1 %icmp_ln59, i32 %add_ln61, i32 %i_1_load" [../matmul_partition.cpp:59]   --->   Operation 31 'select' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [../matmul_partition.cpp:63]   --->   Operation 32 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%shl_ln63 = shl i32 %i, i32 4" [../matmul_partition.cpp:63]   --->   Operation 33 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln63 = add i32 %shl_ln63, i32 %j" [../matmul_partition.cpp:63]   --->   Operation 34 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln63, i32 4, i32 31" [../matmul_partition.cpp:63]   --->   Operation 35 'partselect' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%j_3 = add i32 %j, i32 1" [../matmul_partition.cpp:57]   --->   Operation 36 'add' 'j_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %i, i32 %i_1" [../matmul_partition.cpp:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %j_3, i32 %j_2" [../matmul_partition.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body14" [../matmul_partition.cpp:57]   --->   Operation 39 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.75>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:57]   --->   Operation 40 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:58]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../matmul_partition.cpp:57]   --->   Operation 42 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %trunc_ln59" [../matmul_partition.cpp:63]   --->   Operation 43 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 44 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 45 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 46 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 47 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 48 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 49 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 50 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 51 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr i32 %B_8, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 52 'getelementptr' 'B_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr i32 %B_9, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 53 'getelementptr' 'B_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr i32 %B_10, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 54 'getelementptr' 'B_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr i32 %B_11, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 55 'getelementptr' 'B_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr i32 %B_12, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 56 'getelementptr' 'B_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr i32 %B_13, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 57 'getelementptr' 'B_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr i32 %B_14, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 58 'getelementptr' 'B_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr i32 %B_15, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 59 'getelementptr' 'B_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.43ns)   --->   "%switch_ln63 = switch i28 %trunc_ln63_1, void %arrayidx24.case.15, i28 0, void %arrayidx24.case.0, i28 1, void %arrayidx24.case.1, i28 2, void %arrayidx24.case.2, i28 3, void %arrayidx24.case.3, i28 4, void %arrayidx24.case.4, i28 5, void %arrayidx24.case.5, i28 6, void %arrayidx24.case.6, i28 7, void %arrayidx24.case.7, i28 8, void %arrayidx24.case.8, i28 9, void %arrayidx24.case.9, i28 10, void %arrayidx24.case.10, i28 11, void %arrayidx24.case.11, i28 12, void %arrayidx24.case.12, i28 13, void %arrayidx24.case.13, i28 14, void %arrayidx24.case.14" [../matmul_partition.cpp:63]   --->   Operation 60 'switch' 'switch_ln63' <Predicate = true> <Delay = 2.43>
ST_4 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_14_addr" [../matmul_partition.cpp:63]   --->   Operation 61 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 62 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_13_addr" [../matmul_partition.cpp:63]   --->   Operation 63 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 64 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 13)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_12_addr" [../matmul_partition.cpp:63]   --->   Operation 65 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 66 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 12)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_11_addr" [../matmul_partition.cpp:63]   --->   Operation 67 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 68 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 11)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_10_addr" [../matmul_partition.cpp:63]   --->   Operation 69 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 70 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_9_addr" [../matmul_partition.cpp:63]   --->   Operation 71 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 72 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 9)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_8_addr" [../matmul_partition.cpp:63]   --->   Operation 73 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 74 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_7_addr" [../matmul_partition.cpp:63]   --->   Operation 75 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 76 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_6_addr" [../matmul_partition.cpp:63]   --->   Operation 77 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 78 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 6)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_5_addr" [../matmul_partition.cpp:63]   --->   Operation 79 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 5)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_4_addr" [../matmul_partition.cpp:63]   --->   Operation 81 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 82 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_3_addr" [../matmul_partition.cpp:63]   --->   Operation 83 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 84 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_2_addr" [../matmul_partition.cpp:63]   --->   Operation 85 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 86 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_1_addr" [../matmul_partition.cpp:63]   --->   Operation 87 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 88 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_addr" [../matmul_partition.cpp:63]   --->   Operation 89 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 90 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 0)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_15_addr" [../matmul_partition.cpp:63]   --->   Operation 91 'store' 'store_ln63' <Predicate = (trunc_ln63_1 != 0 & trunc_ln63_1 != 1 & trunc_ln63_1 != 2 & trunc_ln63_1 != 3 & trunc_ln63_1 != 4 & trunc_ln63_1 != 5 & trunc_ln63_1 != 6 & trunc_ln63_1 != 7 & trunc_ln63_1 != 8 & trunc_ln63_1 != 9 & trunc_ln63_1 != 10 & trunc_ln63_1 != 11 & trunc_ln63_1 != 12 & trunc_ln63_1 != 13 & trunc_ln63_1 != 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 92 'br' 'br_ln63' <Predicate = (trunc_ln63_1 != 0 & trunc_ln63_1 != 1 & trunc_ln63_1 != 2 & trunc_ln63_1 != 3 & trunc_ln63_1 != 4 & trunc_ln63_1 != 5 & trunc_ln63_1 != 6 & trunc_ln63_1 != 7 & trunc_ln63_1 != 8 & trunc_ln63_1 != 9 & trunc_ln63_1 != 10 & trunc_ln63_1 != 11 & trunc_ln63_1 != 12 & trunc_ln63_1 != 13 & trunc_ln63_1 != 14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                    (alloca           ) [ 01110]
i_1                    (alloca           ) [ 01110]
itr                    (alloca           ) [ 01100]
dim_read               (read             ) [ 01100]
sext_ln57_read         (read             ) [ 00000]
tmp                    (read             ) [ 01100]
sext_ln57_cast         (sext             ) [ 01110]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln57             (store            ) [ 00000]
store_ln57             (store            ) [ 00000]
store_ln57             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
itr_1                  (load             ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
icmp_ln57              (icmp             ) [ 01110]
add_ln57               (add              ) [ 00000]
br_ln57                (br               ) [ 00000]
j_2_load               (load             ) [ 00000]
icmp_ln59              (icmp             ) [ 01010]
j                      (select           ) [ 01010]
trunc_ln59             (trunc            ) [ 01011]
store_ln57             (store            ) [ 00000]
i_1_load               (load             ) [ 00000]
gmem_addr              (getelementptr    ) [ 00000]
add_ln61               (add              ) [ 00000]
i                      (select           ) [ 00000]
gmem_addr_read         (read             ) [ 01001]
shl_ln63               (shl              ) [ 00000]
add_ln63               (add              ) [ 00000]
trunc_ln63_1           (partselect       ) [ 01001]
j_3                    (add              ) [ 00000]
store_ln57             (store            ) [ 00000]
store_ln57             (store            ) [ 00000]
br_ln57                (br               ) [ 00000]
specpipeline_ln57      (specpipeline     ) [ 00000]
speclooptripcount_ln58 (speclooptripcount) [ 00000]
specloopname_ln57      (specloopname     ) [ 00000]
zext_ln63              (zext             ) [ 00000]
B_addr                 (getelementptr    ) [ 00000]
B_1_addr               (getelementptr    ) [ 00000]
B_2_addr               (getelementptr    ) [ 00000]
B_3_addr               (getelementptr    ) [ 00000]
B_4_addr               (getelementptr    ) [ 00000]
B_5_addr               (getelementptr    ) [ 00000]
B_6_addr               (getelementptr    ) [ 00000]
B_7_addr               (getelementptr    ) [ 00000]
B_8_addr               (getelementptr    ) [ 00000]
B_9_addr               (getelementptr    ) [ 00000]
B_10_addr              (getelementptr    ) [ 00000]
B_11_addr              (getelementptr    ) [ 00000]
B_12_addr              (getelementptr    ) [ 00000]
B_13_addr              (getelementptr    ) [ 00000]
B_14_addr              (getelementptr    ) [ 00000]
B_15_addr              (getelementptr    ) [ 00000]
switch_ln63            (switch           ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
store_ln63             (store            ) [ 00000]
br_ln63                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln57">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dim">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="itr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dim_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln57_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln57_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="31" slack="0"/>
<pin id="149" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="B_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="B_1_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="B_2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="B_3_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="B_4_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_5_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="B_6_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="B_7_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="B_8_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_8_addr/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="B_9_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_9_addr/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="B_10_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_10_addr/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="B_11_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_11_addr/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="B_12_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_12_addr/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="B_13_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_13_addr/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="B_14_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_14_addr/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="B_15_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_15_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln63_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln63_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln63_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln63_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln63_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln63_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln63_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln63_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln63_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln63_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln63_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln63_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln63_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln63_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln63_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln63_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="1"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln57_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="62" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_cast/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln57_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="31" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln57_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln57_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="itr_1_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="1"/>
<pin id="386" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln57_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="0" index="1" bw="31" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln57_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_2_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln59_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln59_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln57_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="1"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_1_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="gmem_addr_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="2"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln61_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln63_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln63_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln63_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="28" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln63_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln57_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln57_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln63_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="2"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="j_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="itr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="31" slack="0"/>
<pin id="516" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="521" class="1005" name="dim_read_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="1"/>
<pin id="528" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="sext_ln57_cast_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="2"/>
<pin id="533" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln57_cast "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln57_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln59_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="545" class="1005" name="j_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="551" class="1005" name="trunc_ln59_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="2"/>
<pin id="553" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="556" class="1005" name="gmem_addr_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="trunc_ln63_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="28" slack="1"/>
<pin id="578" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln63_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="90" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="90" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="90" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="90" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="90" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="90" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="255" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="248" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="241" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="234" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="227" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="220" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="213" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="206" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="199" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="192" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="185" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="178" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="171" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="164" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="157" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="262" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="140" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="398" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="392" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="426" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="423" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="74" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="438" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="466" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="492"><net_src comp="481" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="493"><net_src comp="481" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="494"><net_src comp="481" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="495"><net_src comp="481" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="496"><net_src comp="481" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="498"><net_src comp="481" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="499"><net_src comp="481" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="503"><net_src comp="122" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="510"><net_src comp="126" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="517"><net_src comp="130" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="524"><net_src comp="134" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="529"><net_src comp="146" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="534"><net_src comp="365" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="539"><net_src comp="387" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="401" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="548"><net_src comp="406" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="554"><net_src comp="414" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="559"><net_src comp="152" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="567"><net_src comp="556" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="569"><net_src comp="556" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="570"><net_src comp="556" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="571"><net_src comp="556" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="572"><net_src comp="556" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="573"><net_src comp="556" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="574"><net_src comp="556" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="575"><net_src comp="556" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="579"><net_src comp="456" pin="4"/><net_sink comp="576" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: B_15 | {4 }
	Port: B_14 | {4 }
	Port: B_13 | {4 }
	Port: B_12 | {4 }
	Port: B_11 | {4 }
	Port: B_10 | {4 }
	Port: B_9 | {4 }
	Port: B_8 | {4 }
	Port: B_7 | {4 }
	Port: B_6 | {4 }
	Port: B_5 | {4 }
	Port: B_4 | {4 }
	Port: B_3 | {4 }
	Port: B_2 | {4 }
	Port: B_1 | {4 }
	Port: B | {4 }
 - Input state : 
	Port: matmul_partition_Pipeline_readB : gmem | {3 }
	Port: matmul_partition_Pipeline_readB : empty | {1 }
	Port: matmul_partition_Pipeline_readB : sext_ln57 | {1 }
	Port: matmul_partition_Pipeline_readB : dim | {1 }
  - Chain level:
	State 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln57 : 1
	State 2
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		icmp_ln59 : 1
		j : 2
		trunc_ln59 : 3
		store_ln57 : 2
	State 3
		add_ln61 : 1
		i : 2
		gmem_addr_read : 1
		shl_ln63 : 3
		add_ln63 : 3
		trunc_ln63_1 : 4
		store_ln57 : 3
		store_ln57 : 1
	State 4
		B_addr : 1
		B_1_addr : 1
		B_2_addr : 1
		B_3_addr : 1
		B_4_addr : 1
		B_5_addr : 1
		B_6_addr : 1
		B_7_addr : 1
		B_8_addr : 1
		B_9_addr : 1
		B_10_addr : 1
		B_11_addr : 1
		B_12_addr : 1
		B_13_addr : 1
		B_14_addr : 1
		B_15_addr : 1
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln57_fu_392      |    0    |    38   |
|    add   |       add_ln61_fu_432      |    0    |    39   |
|          |       add_ln63_fu_451      |    0    |    39   |
|          |         j_3_fu_466         |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln57_fu_387      |    0    |    38   |
|          |      icmp_ln59_fu_401      |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |          j_fu_406          |    0    |    32   |
|          |          i_fu_438          |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |    dim_read_read_fu_134    |    0    |    0    |
|   read   | sext_ln57_read_read_fu_140 |    0    |    0    |
|          |       tmp_read_fu_146      |    0    |    0    |
|          | gmem_addr_read_read_fu_152 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln57_cast_fu_365   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln59_fu_414     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln63_fu_445      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln63_1_fu_456    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln63_fu_481      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   296   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   dim_read_reg_521   |   32   |
|gmem_addr_read_reg_556|   32   |
|      i_1_reg_507     |   32   |
|   icmp_ln57_reg_536  |    1   |
|   icmp_ln59_reg_540  |    1   |
|      itr_reg_514     |   31   |
|      j_2_reg_500     |   32   |
|       j_reg_545      |   32   |
|sext_ln57_cast_reg_531|   64   |
|      tmp_reg_526     |   31   |
|  trunc_ln59_reg_551  |    4   |
| trunc_ln63_1_reg_576 |   28   |
+----------------------+--------+
|         Total        |   320  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   296  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   320  |    -   |
+-----------+--------+--------+
|   Total   |   320  |   296  |
+-----------+--------+--------+
