# Digital System Design - Teaching Labs
Important Links:


A [link](https://verilogguide.readthedocs.io/en/latest/verilog/fsm.html "Finite State Machines").

