// Seed: 1514943516
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  logic id_5;
  logic id_6 = 1'b0;
endmodule
`timescale 1ps / 1ps `default_nettype id_3 `timescale 1ps / 1ps
`define pp_5 0
