{
  "module_name": "display_mode_vba.h",
  "hash_id": "9e28f13dd1560163d128a9a24d6033c09ba45802c087672b11431d927c21effa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/display_mode_vba.h",
  "human_readable_source": " \n\n\n#ifndef __DML2_DISPLAY_MODE_VBA_H__\n#define __DML2_DISPLAY_MODE_VBA_H__\n\nstruct display_mode_lib;\n\nvoid ModeSupportAndSystemConfiguration(struct display_mode_lib *mode_lib);\n\n#define dml_get_attr_decl(attr) double get_##attr(struct display_mode_lib *mode_lib, const display_e2e_pipe_params_st *pipes, unsigned int num_pipes)\n\ndml_get_attr_decl(clk_dcf_deepsleep);\ndml_get_attr_decl(wm_urgent);\ndml_get_attr_decl(wm_memory_trip);\ndml_get_attr_decl(wm_writeback_urgent);\ndml_get_attr_decl(wm_stutter_exit);\ndml_get_attr_decl(wm_stutter_enter_exit);\ndml_get_attr_decl(wm_z8_stutter_exit);\ndml_get_attr_decl(wm_z8_stutter_enter_exit);\ndml_get_attr_decl(stutter_efficiency_z8);\ndml_get_attr_decl(stutter_num_bursts_z8);\ndml_get_attr_decl(wm_dram_clock_change);\ndml_get_attr_decl(wm_writeback_dram_clock_change);\ndml_get_attr_decl(stutter_efficiency_no_vblank);\ndml_get_attr_decl(stutter_efficiency);\ndml_get_attr_decl(stutter_period);\ndml_get_attr_decl(urgent_latency);\ndml_get_attr_decl(urgent_extra_latency);\ndml_get_attr_decl(nonurgent_latency);\ndml_get_attr_decl(dram_clock_change_latency);\ndml_get_attr_decl(dispclk_calculated);\ndml_get_attr_decl(total_data_read_bw);\ndml_get_attr_decl(return_bw);\ndml_get_attr_decl(tcalc);\ndml_get_attr_decl(fraction_of_urgent_bandwidth);\ndml_get_attr_decl(fraction_of_urgent_bandwidth_imm_flip);\ndml_get_attr_decl(cstate_max_cap_mode);\ndml_get_attr_decl(comp_buffer_size_kbytes);\ndml_get_attr_decl(pixel_chunk_size_in_kbyte);\ndml_get_attr_decl(alpha_pixel_chunk_size_in_kbyte);\ndml_get_attr_decl(meta_chunk_size_in_kbyte);\ndml_get_attr_decl(min_pixel_chunk_size_in_byte);\ndml_get_attr_decl(min_meta_chunk_size_in_byte);\ndml_get_attr_decl(fclk_watermark);\ndml_get_attr_decl(usr_retraining_watermark);\ndml_get_attr_decl(comp_buffer_reserved_space_kbytes);\ndml_get_attr_decl(comp_buffer_reserved_space_64bytes);\ndml_get_attr_decl(comp_buffer_reserved_space_zs);\ndml_get_attr_decl(unbounded_request_enabled);\n\n#define dml_get_pipe_attr_decl(attr) double get_##attr(struct display_mode_lib *mode_lib, const display_e2e_pipe_params_st *pipes, unsigned int num_pipes, unsigned int which_pipe)\n\ndml_get_pipe_attr_decl(dsc_delay);\ndml_get_pipe_attr_decl(dppclk_calculated);\ndml_get_pipe_attr_decl(dscclk_calculated);\ndml_get_pipe_attr_decl(min_ttu_vblank);\ndml_get_pipe_attr_decl(min_ttu_vblank_in_us);\ndml_get_pipe_attr_decl(vratio_prefetch_l);\ndml_get_pipe_attr_decl(vratio_prefetch_c);\ndml_get_pipe_attr_decl(dst_x_after_scaler);\ndml_get_pipe_attr_decl(dst_y_after_scaler);\ndml_get_pipe_attr_decl(dst_y_per_vm_vblank);\ndml_get_pipe_attr_decl(dst_y_per_row_vblank);\ndml_get_pipe_attr_decl(dst_y_prefetch);\ndml_get_pipe_attr_decl(dst_y_per_vm_flip);\ndml_get_pipe_attr_decl(dst_y_per_row_flip);\ndml_get_pipe_attr_decl(dst_y_per_pte_row_nom_l);\ndml_get_pipe_attr_decl(dst_y_per_pte_row_nom_c);\ndml_get_pipe_attr_decl(dst_y_per_meta_row_nom_l);\ndml_get_pipe_attr_decl(dst_y_per_meta_row_nom_c);\ndml_get_pipe_attr_decl(dpte_row_height_linear_c);\ndml_get_pipe_attr_decl(swath_height_l);\ndml_get_pipe_attr_decl(swath_height_c);\ndml_get_pipe_attr_decl(det_stored_buffer_size_l_bytes);\ndml_get_pipe_attr_decl(det_stored_buffer_size_c_bytes);\ndml_get_pipe_attr_decl(dpte_group_size_in_bytes);\ndml_get_pipe_attr_decl(vm_group_size_in_bytes);\ndml_get_pipe_attr_decl(det_buffer_size_kbytes);\ndml_get_pipe_attr_decl(dpte_row_height_linear_l);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_nom_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_nom_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_vblank_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_vblank_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_flip_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_pte_group_flip_c_in_us);\ndml_get_pipe_attr_decl(pte_buffer_mode);\ndml_get_pipe_attr_decl(refcyc_per_vm_group_vblank);\ndml_get_pipe_attr_decl(refcyc_per_vm_group_flip);\ndml_get_pipe_attr_decl(refcyc_per_vm_req_vblank);\ndml_get_pipe_attr_decl(refcyc_per_vm_req_flip);\ndml_get_pipe_attr_decl(refcyc_per_vm_group_vblank_in_us);\ndml_get_pipe_attr_decl(refcyc_per_vm_group_flip_in_us);\ndml_get_pipe_attr_decl(refcyc_per_vm_req_vblank_in_us);\ndml_get_pipe_attr_decl(refcyc_per_vm_req_flip_in_us);\ndml_get_pipe_attr_decl(refcyc_per_vm_dmdata_in_us);\ndml_get_pipe_attr_decl(dmdata_dl_delta_in_us);\ndml_get_pipe_attr_decl(refcyc_per_line_delivery_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_line_delivery_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_line_delivery_pre_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_line_delivery_pre_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_req_delivery_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_req_delivery_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_req_delivery_pre_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_req_delivery_pre_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_cursor_req_delivery_in_us);\ndml_get_pipe_attr_decl(refcyc_per_cursor_req_delivery_pre_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_nom_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_nom_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_vblank_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_vblank_c_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_flip_l_in_us);\ndml_get_pipe_attr_decl(refcyc_per_meta_chunk_flip_c_in_us);\n\ndml_get_pipe_attr_decl(vstartup);\ndml_get_pipe_attr_decl(vupdate_offset);\ndml_get_pipe_attr_decl(vupdate_width);\ndml_get_pipe_attr_decl(vready_offset);\ndml_get_pipe_attr_decl(vready_at_or_after_vsync);\ndml_get_pipe_attr_decl(min_dst_y_next_start);\ndml_get_pipe_attr_decl(vstartup_calculated);\ndml_get_pipe_attr_decl(subviewport_lines_needed_in_mall);\ndml_get_pipe_attr_decl(surface_size_in_mall);\n\ndouble get_total_immediate_flip_bytes(\n\t\tstruct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes);\ndouble get_total_immediate_flip_bw(\n\t\tstruct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes);\ndouble get_total_prefetch_bw(\n\t\tstruct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes);\nunsigned int dml_get_voltage_level(\n\t\tstruct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes);\n\nunsigned int get_total_surface_size_in_mall_bytes(\n\t\tstruct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes);\n\nbool get_is_phantom_pipe(struct display_mode_lib *mode_lib,\n\t\tconst display_e2e_pipe_params_st *pipes,\n\t\tunsigned int num_pipes,\n\t\tunsigned int pipe_idx);\nvoid PixelClockAdjustmentForProgressiveToInterlaceUnit(struct display_mode_lib *mode_lib);\n\nvoid Calculate256BBlockSizes(\n\t\tenum source_format_class SourcePixelFormat,\n\t\tenum dm_swizzle_mode SurfaceTiling,\n\t\tunsigned int BytePerPixelY,\n\t\tunsigned int BytePerPixelC,\n\t\tunsigned int *BlockHeight256BytesY,\n\t\tunsigned int *BlockHeight256BytesC,\n\t\tunsigned int *BlockWidth256BytesY,\n\t\tunsigned int *BlockWidth256BytesC);\n\nstruct DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation {\n\tunsigned int dummy_integer_array[2][DC__NUM_DPP__MAX];\n\tdouble dummy_single_array[2][DC__NUM_DPP__MAX];\n\tunsigned int dummy_long_array[2][DC__NUM_DPP__MAX];\n\tdouble dummy_double_array[2][DC__NUM_DPP__MAX];\n\tbool dummy_boolean_array[DC__NUM_DPP__MAX];\n\tbool dummy_boolean;\n\tbool dummy_boolean2;\n\tenum output_encoder_class dummy_output_encoder_array[DC__NUM_DPP__MAX];\n\tDmlPipe SurfaceParameters[DC__NUM_DPP__MAX];\n\tbool dummy_boolean_array2[2][DC__NUM_DPP__MAX];\n\tunsigned int ReorderBytes;\n\tunsigned int VMDataOnlyReturnBW;\n\tdouble HostVMInefficiencyFactor;\n\tDmlPipe myPipe;\n\tSOCParametersList mmSOCParameters;\n\tdouble dummy_unit_vector[DC__NUM_DPP__MAX];\n\tdouble dummy_single[2];\n\tenum clock_change_support dummy_dramchange_support;\n\tenum dm_fclock_change_support dummy_fclkchange_support;\n\tbool dummy_USRRetrainingSupport;\n};\n\nstruct dml32_ModeSupportAndSystemConfigurationFull {\n\tunsigned int dummy_integer_array[22][DC__NUM_DPP__MAX];\n\tdouble dummy_double_array[2][DC__NUM_DPP__MAX];\n\tDmlPipe SurfParameters[DC__NUM_DPP__MAX];\n\tdouble dummy_single[5];\n\tdouble dummy_single2[5];\n\tSOCParametersList mSOCParameters;\n\tunsigned int MaximumSwathWidthSupportLuma;\n\tunsigned int MaximumSwathWidthSupportChroma;\n\tdouble DSTYAfterScaler[DC__NUM_DPP__MAX];\n\tdouble DSTXAfterScaler[DC__NUM_DPP__MAX];\n\tdouble MaxTotalVActiveRDBandwidth;\n\tbool dummy_boolean_array[2][DC__NUM_DPP__MAX];\n\tenum odm_combine_mode dummy_odm_mode[DC__NUM_DPP__MAX];\n\tDmlPipe myPipe;\n\tunsigned int dummy_integer[4];\n\tunsigned int TotalNumberOfActiveOTG;\n\tunsigned int TotalNumberOfActiveHDMIFRL;\n\tunsigned int TotalNumberOfActiveDP2p0;\n\tunsigned int TotalNumberOfActiveDP2p0Outputs;\n\tunsigned int TotalDSCUnitsRequired;\n\tunsigned int ReorderingBytes;\n\tunsigned int TotalSlots;\n\tunsigned int NumberOfDPPDSC;\n\tunsigned int NumberOfDPPNoDSC;\n\tunsigned int NextPrefetchModeState;\n\tbool MPCCombineMethodAsNeededForPStateChangeAndVoltage;\n\tbool MPCCombineMethodAsPossible;\n\tbool FullFrameMALLPStateMethod;\n\tbool SubViewportMALLPStateMethod;\n\tbool PhantomPipeMALLPStateMethod;\n\tbool NoChroma;\n\tbool TotalAvailablePipesSupportNoDSC;\n\tbool TotalAvailablePipesSupportDSC;\n\tenum odm_combine_mode ODMModeNoDSC;\n\tenum odm_combine_mode ODMModeDSC;\n\tdouble RequiredDISPCLKPerSurfaceNoDSC;\n\tdouble RequiredDISPCLKPerSurfaceDSC;\n\tdouble BWOfNonCombinedSurfaceOfMaximumBandwidth;\n\tdouble VMDataOnlyReturnBWPerState;\n\tdouble HostVMInefficiencyFactor;\n\tbool dummy_boolean[2];\n};\n\nstruct dummy_vars {\n\tstruct DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation\n\tDISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation;\n\tstruct dml32_ModeSupportAndSystemConfigurationFull dml32_ModeSupportAndSystemConfigurationFull;\n};\n\nstruct vba_vars_st {\n\tip_params_st ip;\n\tsoc_bounding_box_st soc;\n\n\tint maxMpcComb;\n\tbool UseMaximumVStartup;\n\n\tdouble MaxVRatioPre;\n\tdouble WritebackDISPCLK;\n\tdouble DPPCLKUsingSingleDPPLuma;\n\tdouble DPPCLKUsingSingleDPPChroma;\n\tdouble DISPCLKWithRamping;\n\tdouble DISPCLKWithoutRamping;\n\tdouble GlobalDPPCLK;\n\tdouble DISPCLKWithRampingRoundedToDFSGranularity;\n\tdouble DISPCLKWithoutRampingRoundedToDFSGranularity;\n\tdouble MaxDispclkRoundedToDFSGranularity;\n\tbool DCCEnabledAnyPlane;\n\tdouble ReturnBandwidthToDCN;\n\tunsigned int TotalActiveDPP;\n\tunsigned int TotalDCCActiveDPP;\n\tdouble UrgentRoundTripAndOutOfOrderLatency;\n\tdouble StutterPeriod;\n\tdouble FrameTimeForMinFullDETBufferingTime;\n\tdouble AverageReadBandwidth;\n\tdouble TotalRowReadBandwidth;\n\tdouble PartOfBurstThatFitsInROB;\n\tdouble StutterBurstTime;\n\tunsigned int NextPrefetchMode;\n\tdouble NextMaxVStartup;\n\tdouble VBlankTime;\n\tdouble SmallestVBlank;\n\tenum dm_prefetch_modes AllowForPStateChangeOrStutterInVBlankFinal; \n\tdouble DCFCLKDeepSleepPerPlane[DC__NUM_DPP__MAX];\n\tdouble EffectiveDETPlusLBLinesLuma;\n\tdouble EffectiveDETPlusLBLinesChroma;\n\tdouble UrgentLatencySupportUsLuma;\n\tdouble UrgentLatencySupportUsChroma;\n\tunsigned int DSCFormatFactor;\n\n\tbool DummyPStateCheck;\n\tbool DRAMClockChangeSupportsVActive;\n\tbool PrefetchModeSupported;\n\tbool PrefetchAndImmediateFlipSupported;\n\tenum self_refresh_affinity AllowDRAMSelfRefreshOrDRAMClockChangeInVblank; \n\tdouble XFCRemoteSurfaceFlipDelay;\n\tdouble TInitXFill;\n\tdouble TslvChk;\n\tdouble SrcActiveDrainRate;\n\tbool ImmediateFlipSupported;\n\tenum mpc_combine_affinity WhenToDoMPCCombine; \n\n\tbool PrefetchERROR;\n\n\tunsigned int VStartupLines;\n\tunsigned int ActiveDPPs;\n\tunsigned int LBLatencyHidingSourceLinesY;\n\tunsigned int LBLatencyHidingSourceLinesC;\n\tdouble ActiveDRAMClockChangeLatencyMarginPerState[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble ActiveDRAMClockChangeLatencyMargin[DC__NUM_DPP__MAX];\n\tdouble CachedActiveDRAMClockChangeLatencyMargin[DC__NUM_DPP__MAX]; \n\tdouble MinActiveDRAMClockChangeMargin;\n\tdouble InitFillLevel;\n\tdouble FinalFillMargin;\n\tdouble FinalFillLevel;\n\tdouble RemainingFillLevel;\n\tdouble TFinalxFill;\n\n\t\n\t\n\t\n\tdouble SRExitTime;\n\tdouble SREnterPlusExitTime;\n\tdouble UrgentLatencyPixelDataOnly;\n\tdouble UrgentLatencyPixelMixedWithVMData;\n\tdouble UrgentLatencyVMDataOnly;\n\tdouble UrgentLatency; \n\tdouble USRRetrainingLatency;\n\tdouble SMNLatency;\n\tdouble FCLKChangeLatency;\n\tunsigned int MALLAllocatedForDCNFinal;\n\tdouble MaxAveragePercentOfIdealFabricBWDisplayCanUseInNormalSystemOperation;\n\tdouble MaxAveragePercentOfIdealDRAMBWDisplayCanUseInNormalSystemOperationSTROBE;\n\tdouble PercentOfIdealDRAMBWReceivedAfterUrgLatencySTROBE;\n\tdouble WritebackLatency;\n\tdouble PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelDataOnly; \n\tdouble PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData; \n\tdouble PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly; \n\tdouble MaxAveragePercentOfIdealSDPPortBWDisplayCanUseInNormalSystemOperation; \n\tdouble MaxAveragePercentOfIdealDRAMBWDisplayCanUseInNormalSystemOperation; \n\tdouble NumberOfChannels;\n\tdouble DRAMChannelWidth;\n\tdouble FabricDatapathToDCNDataReturn;\n\tdouble ReturnBusWidth;\n\tdouble Downspreading;\n\tdouble DISPCLKDPPCLKDSCCLKDownSpreading;\n\tdouble DISPCLKDPPCLKVCOSpeed;\n\tdouble RoundTripPingLatencyCycles;\n\tdouble UrgentOutOfOrderReturnPerChannel;\n\tdouble UrgentOutOfOrderReturnPerChannelPixelDataOnly;\n\tdouble UrgentOutOfOrderReturnPerChannelPixelMixedWithVMData;\n\tdouble UrgentOutOfOrderReturnPerChannelVMDataOnly;\n\tunsigned int VMMPageSize;\n\tdouble DRAMClockChangeLatency;\n\tdouble XFCBusTransportTime;\n\tbool UseUrgentBurstBandwidth;\n\tdouble XFCXBUFLatencyTolerance;\n\n\t\n\t\n\t\n\tunsigned int ROBBufferSizeInKByte;\n\tunsigned int DETBufferSizeInKByte[DC__NUM_DPP__MAX];\n\tdouble DETBufferSizeInTime;\n\tunsigned int DPPOutputBufferPixels;\n\tunsigned int OPPOutputBufferLines;\n\tunsigned int PixelChunkSizeInKByte;\n\tdouble ReturnBW;\n\tbool GPUVMEnable;\n\tbool HostVMEnable;\n\tunsigned int GPUVMMaxPageTableLevels;\n\tunsigned int HostVMMaxPageTableLevels;\n\tunsigned int HostVMCachedPageTableLevels;\n\tunsigned int OverrideGPUVMPageTableLevels;\n\tunsigned int OverrideHostVMPageTableLevels;\n\tunsigned int MetaChunkSize;\n\tunsigned int MinMetaChunkSizeBytes;\n\tunsigned int WritebackChunkSize;\n\tbool ODMCapability;\n\tunsigned int NumberOfDSC;\n\tunsigned int LineBufferSize;\n\tunsigned int MaxLineBufferLines;\n\tunsigned int WritebackInterfaceLumaBufferSize;\n\tunsigned int WritebackInterfaceChromaBufferSize;\n\tunsigned int WritebackChromaLineBufferWidth;\n\tenum writeback_config WritebackConfiguration;\n\tdouble MaxDCHUBToPSCLThroughput;\n\tdouble MaxPSCLToLBThroughput;\n\tunsigned int PTEBufferSizeInRequestsLuma;\n\tunsigned int PTEBufferSizeInRequestsChroma;\n\tdouble DISPCLKRampingMargin;\n\tunsigned int MaxInterDCNTileRepeaters;\n\tbool XFCSupported;\n\tdouble XFCSlvChunkSize;\n\tdouble XFCFillBWOverhead;\n\tdouble XFCFillConstant;\n\tdouble XFCTSlvVupdateOffset;\n\tdouble XFCTSlvVupdateWidth;\n\tdouble XFCTSlvVreadyOffset;\n\tdouble DPPCLKDelaySubtotal;\n\tdouble DPPCLKDelaySCL;\n\tdouble DPPCLKDelaySCLLBOnly;\n\tdouble DPPCLKDelayCNVCFormater;\n\tdouble DPPCLKDelayCNVCCursor;\n\tdouble DISPCLKDelaySubtotal;\n\tbool ProgressiveToInterlaceUnitInOPP;\n\tunsigned int CompressedBufferSegmentSizeInkByteFinal;\n\tunsigned int CompbufReservedSpace64B;\n\tunsigned int CompbufReservedSpaceZs;\n\tunsigned int LineBufferSizeFinal;\n\tunsigned int MaximumPixelsPerLinePerDSCUnit;\n\tunsigned int AlphaPixelChunkSizeInKByte;\n\tdouble MinPixelChunkSizeBytes;\n\tunsigned int DCCMetaBufferSizeBytes;\n\t\n\n\t \n\tint VoltageLevel;\n\tdouble FabricClock;\n\tdouble DRAMSpeed;\n\tdouble DISPCLK;\n\tdouble SOCCLK;\n\tdouble DCFCLK;\n\tunsigned int MaxTotalDETInKByte;\n\tunsigned int MinCompressedBufferSizeInKByte;\n\tunsigned int NumberOfActiveSurfaces;\n\tbool ViewportStationary[DC__NUM_DPP__MAX];\n\tunsigned int RefreshRate[DC__NUM_DPP__MAX];\n\tdouble       OutputBPP[DC__NUM_DPP__MAX];\n\tunsigned int GPUVMMinPageSizeKBytes[DC__NUM_DPP__MAX];\n\tbool SynchronizeTimingsFinal;\n\tbool SynchronizeDRRDisplaysForUCLKPStateChangeFinal;\n\tbool ForceOneRowForFrame[DC__NUM_DPP__MAX];\n\tunsigned int ViewportXStartY[DC__NUM_DPP__MAX];\n\tunsigned int ViewportXStartC[DC__NUM_DPP__MAX];\n\tenum dm_rotation_angle SourceRotation[DC__NUM_DPP__MAX];\n\tbool DRRDisplay[DC__NUM_DPP__MAX];\n\tbool PteBufferMode[DC__NUM_DPP__MAX];\n\tenum dm_output_type OutputType[DC__NUM_DPP__MAX];\n\tenum dm_output_rate OutputRate[DC__NUM_DPP__MAX];\n\n\tunsigned int NumberOfActivePlanes;\n\tunsigned int NumberOfDSCSlices[DC__NUM_DPP__MAX];\n\tunsigned int ViewportWidth[DC__NUM_DPP__MAX];\n\tunsigned int ViewportHeight[DC__NUM_DPP__MAX];\n\tunsigned int ViewportYStartY[DC__NUM_DPP__MAX];\n\tunsigned int ViewportYStartC[DC__NUM_DPP__MAX];\n\tunsigned int PitchY[DC__NUM_DPP__MAX];\n\tunsigned int PitchC[DC__NUM_DPP__MAX];\n\tdouble HRatio[DC__NUM_DPP__MAX];\n\tdouble VRatio[DC__NUM_DPP__MAX];\n\tunsigned int htaps[DC__NUM_DPP__MAX];\n\tunsigned int vtaps[DC__NUM_DPP__MAX];\n\tunsigned int HTAPsChroma[DC__NUM_DPP__MAX];\n\tunsigned int VTAPsChroma[DC__NUM_DPP__MAX];\n\tunsigned int HTotal[DC__NUM_DPP__MAX];\n\tunsigned int VTotal[DC__NUM_DPP__MAX];\n\tunsigned int VTotal_Max[DC__NUM_DPP__MAX];\n\tunsigned int VTotal_Min[DC__NUM_DPP__MAX];\n\tint DPPPerPlane[DC__NUM_DPP__MAX];\n\tdouble PixelClock[DC__NUM_DPP__MAX];\n\tdouble PixelClockBackEnd[DC__NUM_DPP__MAX];\n\tbool DCCEnable[DC__NUM_DPP__MAX];\n\tbool FECEnable[DC__NUM_DPP__MAX];\n\tunsigned int DCCMetaPitchY[DC__NUM_DPP__MAX];\n\tunsigned int DCCMetaPitchC[DC__NUM_DPP__MAX];\n\tenum scan_direction_class SourceScan[DC__NUM_DPP__MAX];\n\tenum source_format_class SourcePixelFormat[DC__NUM_DPP__MAX];\n\tbool WritebackEnable[DC__NUM_DPP__MAX];\n\tunsigned int ActiveWritebacksPerPlane[DC__NUM_DPP__MAX];\n\tdouble WritebackDestinationWidth[DC__NUM_DPP__MAX];\n\tdouble WritebackDestinationHeight[DC__NUM_DPP__MAX];\n\tdouble WritebackSourceHeight[DC__NUM_DPP__MAX];\n\tenum source_format_class WritebackPixelFormat[DC__NUM_DPP__MAX];\n\tunsigned int WritebackLumaHTaps[DC__NUM_DPP__MAX];\n\tunsigned int WritebackLumaVTaps[DC__NUM_DPP__MAX];\n\tunsigned int WritebackChromaHTaps[DC__NUM_DPP__MAX];\n\tunsigned int WritebackChromaVTaps[DC__NUM_DPP__MAX];\n\tdouble WritebackHRatio[DC__NUM_DPP__MAX];\n\tdouble WritebackVRatio[DC__NUM_DPP__MAX];\n\tunsigned int HActive[DC__NUM_DPP__MAX];\n\tunsigned int VActive[DC__NUM_DPP__MAX];\n\tbool Interlace[DC__NUM_DPP__MAX];\n\tenum dm_swizzle_mode SurfaceTiling[DC__NUM_DPP__MAX];\n\tunsigned int ScalerRecoutWidth[DC__NUM_DPP__MAX];\n\tbool DynamicMetadataEnable[DC__NUM_DPP__MAX];\n\tint DynamicMetadataLinesBeforeActiveRequired[DC__NUM_DPP__MAX];\n\tunsigned int DynamicMetadataTransmittedBytes[DC__NUM_DPP__MAX];\n\tdouble DCCRate[DC__NUM_DPP__MAX];\n\tdouble AverageDCCCompressionRate;\n\tenum odm_combine_mode ODMCombineEnabled[DC__NUM_DPP__MAX];\n\tdouble OutputBpp[DC__NUM_DPP__MAX];\n\tbool DSCEnabled[DC__NUM_DPP__MAX];\n\tunsigned int DSCInputBitPerComponent[DC__NUM_DPP__MAX];\n\tenum output_format_class OutputFormat[DC__NUM_DPP__MAX];\n\tenum output_encoder_class Output[DC__NUM_DPP__MAX];\n\tbool skip_dio_check[DC__NUM_DPP__MAX];\n\tunsigned int BlendingAndTiming[DC__NUM_DPP__MAX];\n\tbool SynchronizedVBlank;\n\tunsigned int NumberOfCursors[DC__NUM_DPP__MAX];\n\tunsigned int CursorWidth[DC__NUM_DPP__MAX][DC__NUM_CURSOR__MAX];\n\tunsigned int CursorBPP[DC__NUM_DPP__MAX][DC__NUM_CURSOR__MAX];\n\tbool XFCEnabled[DC__NUM_DPP__MAX];\n\tbool ScalerEnabled[DC__NUM_DPP__MAX];\n\tunsigned int VBlankNom[DC__NUM_DPP__MAX];\n\tbool DisableUnboundRequestIfCompBufReservedSpaceNeedAdjustment;\n\n\t\n\tbool ImmediateFlipSupport;\n\tunsigned int DETBufferSizeY[DC__NUM_DPP__MAX];\n\tunsigned int DETBufferSizeC[DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightY[DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightC[DC__NUM_DPP__MAX];\n\tunsigned int LBBitPerPixel[DC__NUM_DPP__MAX];\n\tdouble LastPixelOfLineExtraWatermark;\n\tdouble TotalDataReadBandwidth;\n\tunsigned int TotalActiveWriteback;\n\tunsigned int EffectiveLBLatencyHidingSourceLinesLuma;\n\tunsigned int EffectiveLBLatencyHidingSourceLinesChroma;\n\tdouble BandwidthAvailableForImmediateFlip;\n\tunsigned int PrefetchMode[DC__VOLTAGE_STATES][2];\n\tunsigned int PrefetchModePerState[DC__VOLTAGE_STATES][2];\n\tunsigned int MinPrefetchMode;\n\tunsigned int MaxPrefetchMode;\n\tbool AnyLinesForVMOrRowTooLarge;\n\tdouble MaxVStartup;\n\tbool IgnoreViewportPositioning;\n\tbool ErrorResult[DC__NUM_DPP__MAX];\n\t\n\t\n\t\n\tdouble DCFCLKDeepSleep;\n\tdouble UrgentWatermark;\n\tdouble UrgentExtraLatency;\n\tdouble WritebackUrgentWatermark;\n\tdouble StutterExitWatermark;\n\tdouble StutterEnterPlusExitWatermark;\n\tdouble DRAMClockChangeWatermark;\n\tdouble WritebackDRAMClockChangeWatermark;\n\tdouble StutterEfficiency;\n\tdouble StutterEfficiencyNotIncludingVBlank;\n\tdouble NonUrgentLatencyTolerance;\n\tdouble MinActiveDRAMClockChangeLatencySupported;\n\tdouble Z8StutterEfficiencyBestCase;\n\tunsigned int Z8NumberOfStutterBurstsPerFrameBestCase;\n\tdouble Z8StutterEfficiencyNotIncludingVBlankBestCase;\n\tdouble StutterPeriodBestCase;\n\tWatermarks      Watermark;\n\tbool DCHUBBUB_ARB_CSTATE_MAX_CAP_MODE;\n\tunsigned int CompBufReservedSpaceKBytes;\n\tunsigned int CompBufReservedSpace64B;\n\tunsigned int CompBufReservedSpaceZs;\n\tbool CompBufReservedSpaceNeedAdjustment;\n\n\t\n\t\n\t\n\tdouble DISPCLK_calculated;\n\tdouble DPPCLK_calculated[DC__NUM_DPP__MAX];\n\n\tbool ImmediateFlipSupportedSurface[DC__NUM_DPP__MAX];\n\n\tbool Use_One_Row_For_Frame[DC__NUM_DPP__MAX];\n\tbool Use_One_Row_For_Frame_Flip[DC__NUM_DPP__MAX];\n\tunsigned int VUpdateOffsetPix[DC__NUM_DPP__MAX];\n\tdouble VUpdateWidthPix[DC__NUM_DPP__MAX];\n\tdouble VReadyOffsetPix[DC__NUM_DPP__MAX];\n\n\tunsigned int TotImmediateFlipBytes;\n\tdouble TCalc;\n\n\tdisplay_e2e_pipe_params_st cache_pipes[DC__NUM_DPP__MAX];\n\tunsigned int cache_num_pipes;\n\tunsigned int pipe_plane[DC__NUM_DPP__MAX];\n\n\t \n\t \n\tbool SupportGFX7CompatibleTilingIn32bppAnd64bpp;\n\tdouble MaxHSCLRatio;\n\tdouble MaxVSCLRatio;\n\tunsigned int MaxNumWriteback;\n\tbool WritebackLumaAndChromaScalingSupported;\n\tbool Cursor64BppSupport;\n\tdouble DCFCLKPerState[DC__VOLTAGE_STATES];\n\tdouble DCFCLKState[DC__VOLTAGE_STATES][2];\n\tdouble FabricClockPerState[DC__VOLTAGE_STATES];\n\tdouble SOCCLKPerState[DC__VOLTAGE_STATES];\n\tdouble PHYCLKPerState[DC__VOLTAGE_STATES];\n\tdouble DTBCLKPerState[DC__VOLTAGE_STATES];\n\tdouble MaxDppclk[DC__VOLTAGE_STATES];\n\tdouble MaxDSCCLK[DC__VOLTAGE_STATES];\n\tdouble DRAMSpeedPerState[DC__VOLTAGE_STATES];\n\tdouble MaxDispclk[DC__VOLTAGE_STATES];\n\tint VoltageOverrideLevel;\n\tdouble PHYCLKD32PerState[DC__VOLTAGE_STATES];\n\n\t \n\tbool ScaleRatioAndTapsSupport;\n\tbool SourceFormatPixelAndScanSupport;\n\tdouble TotalBandwidthConsumedGBytePerSecond;\n\tbool DCCEnabledInAnyPlane;\n\tbool WritebackLatencySupport;\n\tbool WritebackModeSupport;\n\tbool Writeback10bpc420Supported;\n\tbool BandwidthSupport[DC__VOLTAGE_STATES];\n\tunsigned int TotalNumberOfActiveWriteback;\n\tdouble CriticalPoint;\n\tdouble ReturnBWToDCNPerState;\n\tbool IsErrorResult[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool prefetch_vm_bw_valid;\n\tbool prefetch_row_bw_valid;\n\tbool NumberOfOTGSupport;\n\tbool NonsupportedDSCInputBPC;\n\tbool WritebackScaleRatioAndTapsSupport;\n\tbool CursorSupport;\n\tbool PitchSupport;\n\tenum dm_validation_status ValidationStatus[DC__VOLTAGE_STATES];\n\n\t \n\tbool P2IWith420;\n\tbool DSCOnlyIfNecessaryWithBPP;\n\tbool DSC422NativeNotSupported;\n\tbool LinkRateDoesNotMatchDPVersion;\n\tbool LinkRateForMultistreamNotIndicated;\n\tbool BPPForMultistreamNotIndicated;\n\tbool MultistreamWithHDMIOreDP;\n\tbool MSOOrODMSplitWithNonDPLink;\n\tbool NotEnoughLanesForMSO;\n\tbool ViewportExceedsSurface;\n\n\tbool ImmediateFlipRequiredButTheRequirementForEachSurfaceIsNotSpecified;\n\tbool ImmediateFlipOrHostVMAndPStateWithMALLFullFrameOrPhantomPipe;\n\tbool InvalidCombinationOfMALLUseForPStateAndStaticScreen;\n\tbool InvalidCombinationOfMALLUseForPState;\n\n\tenum dm_output_link_dp_rate OutputLinkDPRate[DC__NUM_DPP__MAX];\n\tdouble PrefetchLinesYThisState[DC__NUM_DPP__MAX];\n\tdouble PrefetchLinesCThisState[DC__NUM_DPP__MAX];\n\tdouble meta_row_bandwidth_this_state[DC__NUM_DPP__MAX];\n\tdouble dpte_row_bandwidth_this_state[DC__NUM_DPP__MAX];\n\tdouble DPTEBytesPerRowThisState[DC__NUM_DPP__MAX];\n\tdouble PDEAndMetaPTEBytesPerFrameThisState[DC__NUM_DPP__MAX];\n\tdouble MetaRowBytesThisState[DC__NUM_DPP__MAX];\n\tbool use_one_row_for_frame[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool use_one_row_for_frame_flip[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool use_one_row_for_frame_this_state[DC__NUM_DPP__MAX];\n\tbool use_one_row_for_frame_flip_this_state[DC__NUM_DPP__MAX];\n\n\tunsigned int OutputTypeAndRatePerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble RequiredDISPCLKPerSurface[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int MacroTileHeightY[DC__NUM_DPP__MAX];\n\tunsigned int MacroTileHeightC[DC__NUM_DPP__MAX];\n\tunsigned int MacroTileWidthY[DC__NUM_DPP__MAX];\n\tunsigned int MacroTileWidthC[DC__NUM_DPP__MAX];\n\tbool ImmediateFlipRequiredFinal;\n\tbool DCCProgrammingAssumesScanDirectionUnknownFinal;\n\tbool EnoughWritebackUnits;\n\tbool ODMCombine2To1SupportCheckOK[DC__VOLTAGE_STATES];\n\tbool NumberOfDP2p0Support;\n\tunsigned int MaxNumDP2p0Streams;\n\tunsigned int MaxNumDP2p0Outputs;\n\tenum dm_output_type OutputTypePerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tenum dm_output_rate OutputRatePerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble WritebackLineBufferLumaBufferSize;\n\tdouble WritebackLineBufferChromaBufferSize;\n\tdouble WritebackMinHSCLRatio;\n\tdouble WritebackMinVSCLRatio;\n\tdouble WritebackMaxHSCLRatio;\n\tdouble WritebackMaxVSCLRatio;\n\tdouble WritebackMaxHSCLTaps;\n\tdouble WritebackMaxVSCLTaps;\n\tunsigned int MaxNumDPP;\n\tunsigned int MaxNumOTG;\n\tdouble CursorBufferSize;\n\tdouble CursorChunkSize;\n\tunsigned int Mode;\n\tdouble OutputLinkDPLanes[DC__NUM_DPP__MAX];\n\tdouble ForcedOutputLinkBPP[DC__NUM_DPP__MAX]; \n\tdouble ImmediateFlipBW[DC__NUM_DPP__MAX];\n\tdouble MaxMaxVStartup[DC__VOLTAGE_STATES][2];\n\n\tdouble WritebackLumaVExtra;\n\tdouble WritebackChromaVExtra;\n\tdouble WritebackRequiredDISPCLK;\n\tdouble MaximumSwathWidthSupport;\n\tdouble MaximumSwathWidthInDETBuffer;\n\tdouble MaximumSwathWidthInLineBuffer;\n\tdouble MaxDispclkRoundedDownToDFSGranularity;\n\tdouble MaxDppclkRoundedDownToDFSGranularity;\n\tdouble PlaneRequiredDISPCLKWithoutODMCombine;\n\tdouble PlaneRequiredDISPCLKWithODMCombine;\n\tdouble PlaneRequiredDISPCLK;\n\tdouble TotalNumberOfActiveOTG;\n\tdouble FECOverhead;\n\tdouble EffectiveFECOverhead;\n\tdouble Outbpp;\n\tunsigned int OutbppDSC;\n\tdouble TotalDSCUnitsRequired;\n\tdouble bpp;\n\tunsigned int slices;\n\tdouble SwathWidthGranularityY;\n\tdouble RoundedUpMaxSwathSizeBytesY;\n\tdouble SwathWidthGranularityC;\n\tdouble RoundedUpMaxSwathSizeBytesC;\n\tdouble EffectiveDETLBLinesLuma;\n\tdouble EffectiveDETLBLinesChroma;\n\tdouble ProjectedDCFCLKDeepSleep[DC__VOLTAGE_STATES][2];\n\tdouble PDEAndMetaPTEBytesPerFrameY;\n\tdouble PDEAndMetaPTEBytesPerFrameC;\n\tunsigned int MetaRowBytesY;\n\tunsigned int MetaRowBytesC;\n\tunsigned int DPTEBytesPerRowC;\n\tunsigned int DPTEBytesPerRowY;\n\tdouble ExtraLatency;\n\tdouble TimeCalc;\n\tdouble TWait;\n\tdouble MaximumReadBandwidthWithPrefetch;\n\tdouble MaximumReadBandwidthWithoutPrefetch;\n\tdouble total_dcn_read_bw_with_flip;\n\tdouble total_dcn_read_bw_with_flip_no_urgent_burst;\n\tdouble FractionOfUrgentBandwidth;\n\tdouble FractionOfUrgentBandwidthImmediateFlip; \n\n\t \n\tdouble IdealSDPPortBandwidthPerState[DC__VOLTAGE_STATES][2];\n\tunsigned int NoOfDPP[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tint NoOfDPPThisState[DC__NUM_DPP__MAX];\n\tenum odm_combine_mode ODMCombineEnablePerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble SwathWidthYThisState[DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightCPerState[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightYThisState[DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightCThisState[DC__NUM_DPP__MAX];\n\tdouble VRatioPreY[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble VRatioPreC[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble RequiredPrefetchPixelDataBWLuma[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble RequiredPrefetchPixelDataBWChroma[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble RequiredDPPCLK[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble RequiredDPPCLKThisState[DC__NUM_DPP__MAX];\n\tbool PTEBufferSizeNotExceededY[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool PTEBufferSizeNotExceededC[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool BandwidthWithoutPrefetchSupported[DC__VOLTAGE_STATES][2];\n\tbool PrefetchSupported[DC__VOLTAGE_STATES][2];\n\tbool VRatioInPrefetchSupported[DC__VOLTAGE_STATES][2];\n\tdouble RequiredDISPCLK[DC__VOLTAGE_STATES][2];\n\tbool DISPCLK_DPPCLK_Support[DC__VOLTAGE_STATES][2];\n\tbool TotalAvailablePipesSupport[DC__VOLTAGE_STATES][2];\n\tunsigned int TotalNumberOfActiveDPP[DC__VOLTAGE_STATES][2];\n\tunsigned int TotalNumberOfDCCActiveDPP[DC__VOLTAGE_STATES][2];\n\tbool ModeSupport[DC__VOLTAGE_STATES][2];\n\tdouble ReturnBWPerState[DC__VOLTAGE_STATES][2];\n\tbool DIOSupport[DC__VOLTAGE_STATES];\n\tbool NotEnoughDSCUnits[DC__VOLTAGE_STATES];\n\tbool DSCCLKRequiredMoreThanSupported[DC__VOLTAGE_STATES];\n\tbool DTBCLKRequiredMoreThanSupported[DC__VOLTAGE_STATES];\n\tdouble UrgentRoundTripAndOutOfOrderLatencyPerState[DC__VOLTAGE_STATES];\n\tbool ROBSupport[DC__VOLTAGE_STATES][2];\n\t\n\tbool DCCMetaBufferSizeSupport[DC__VOLTAGE_STATES][2];\n\tbool PTEBufferSizeNotExceeded[DC__VOLTAGE_STATES][2];\n\tbool TotalVerticalActiveBandwidthSupport[DC__VOLTAGE_STATES][2];\n\tdouble MaxTotalVerticalActiveAvailableBandwidth[DC__VOLTAGE_STATES][2];\n\tdouble PrefetchBW[DC__NUM_DPP__MAX];\n\tdouble PDEAndMetaPTEBytesPerFrame[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble MetaRowBytes[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble DPTEBytesPerRow[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble PrefetchLinesY[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble PrefetchLinesC[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int MaxNumSwY[DC__NUM_DPP__MAX];\n\tunsigned int MaxNumSwC[DC__NUM_DPP__MAX];\n\tdouble PrefillY[DC__NUM_DPP__MAX];\n\tdouble PrefillC[DC__NUM_DPP__MAX];\n\tdouble LineTimesForPrefetch[DC__NUM_DPP__MAX];\n\tdouble LinesForMetaPTE[DC__NUM_DPP__MAX];\n\tdouble LinesForMetaAndDPTERow[DC__NUM_DPP__MAX];\n\tdouble MinDPPCLKUsingSingleDPP[DC__NUM_DPP__MAX];\n\tdouble SwathWidthYSingleDPP[DC__NUM_DPP__MAX];\n\tdouble BytePerPixelInDETY[DC__NUM_DPP__MAX];\n\tdouble BytePerPixelInDETC[DC__NUM_DPP__MAX];\n\tbool RequiresDSC[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tunsigned int NumberOfDSCSlice[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble RequiresFEC[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble OutputBppPerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tdouble DSCDelayPerState[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tbool ViewportSizeSupport[DC__VOLTAGE_STATES][2];\n\tunsigned int Read256BlockHeightY[DC__NUM_DPP__MAX];\n\tunsigned int Read256BlockWidthY[DC__NUM_DPP__MAX];\n\tunsigned int Read256BlockHeightC[DC__NUM_DPP__MAX];\n\tunsigned int Read256BlockWidthC[DC__NUM_DPP__MAX];\n\tdouble MaxSwathHeightY[DC__NUM_DPP__MAX];\n\tdouble MaxSwathHeightC[DC__NUM_DPP__MAX];\n\tdouble MinSwathHeightY[DC__NUM_DPP__MAX];\n\tdouble MinSwathHeightC[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidthLuma[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidthChroma[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidth[DC__NUM_DPP__MAX];\n\tdouble WriteBandwidth[DC__NUM_DPP__MAX];\n\tdouble PSCL_FACTOR[DC__NUM_DPP__MAX];\n\tdouble PSCL_FACTOR_CHROMA[DC__NUM_DPP__MAX];\n\tdouble MaximumVStartup[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble AlignedDCCMetaPitch[DC__NUM_DPP__MAX];\n\tdouble AlignedYPitch[DC__NUM_DPP__MAX];\n\tdouble AlignedCPitch[DC__NUM_DPP__MAX];\n\tdouble MaximumSwathWidth[DC__NUM_DPP__MAX];\n\tdouble cursor_bw[DC__NUM_DPP__MAX];\n\tdouble cursor_bw_pre[DC__NUM_DPP__MAX];\n\tdouble Tno_bw[DC__NUM_DPP__MAX];\n\tdouble prefetch_vmrow_bw[DC__NUM_DPP__MAX];\n\tdouble DestinationLinesToRequestVMInImmediateFlip[DC__NUM_DPP__MAX];\n\tdouble DestinationLinesToRequestRowInImmediateFlip[DC__NUM_DPP__MAX];\n\tdouble final_flip_bw[DC__NUM_DPP__MAX];\n\tbool ImmediateFlipSupportedForState[DC__VOLTAGE_STATES][2];\n\tdouble WritebackDelay[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tunsigned int vm_group_bytes[DC__NUM_DPP__MAX];\n\tunsigned int dpte_group_bytes[DC__NUM_DPP__MAX];\n\tunsigned int dpte_row_height[DC__NUM_DPP__MAX];\n\tunsigned int meta_req_height[DC__NUM_DPP__MAX];\n\tunsigned int meta_req_width[DC__NUM_DPP__MAX];\n\tunsigned int meta_row_height[DC__NUM_DPP__MAX];\n\tunsigned int meta_row_width[DC__NUM_DPP__MAX];\n\tunsigned int dpte_row_height_chroma[DC__NUM_DPP__MAX];\n\tunsigned int meta_req_height_chroma[DC__NUM_DPP__MAX];\n\tunsigned int meta_req_width_chroma[DC__NUM_DPP__MAX];\n\tunsigned int meta_row_height_chroma[DC__NUM_DPP__MAX];\n\tunsigned int meta_row_width_chroma[DC__NUM_DPP__MAX];\n\tbool ImmediateFlipSupportedForPipe[DC__NUM_DPP__MAX];\n\tdouble meta_row_bw[DC__NUM_DPP__MAX];\n\tdouble dpte_row_bw[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeLineDeliveryTimeLuma[DC__NUM_DPP__MAX];                     \n\tdouble DisplayPipeLineDeliveryTimeChroma[DC__NUM_DPP__MAX];                     \n\tdouble DisplayPipeRequestDeliveryTimeLuma[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeRequestDeliveryTimeChroma[DC__NUM_DPP__MAX];\n\tenum clock_change_support DRAMClockChangeSupport[DC__VOLTAGE_STATES][2];\n\tdouble UrgentBurstFactorCursor[DC__NUM_DPP__MAX];\n\tdouble UrgentBurstFactorCursorPre[DC__NUM_DPP__MAX];\n\tdouble UrgentBurstFactorLuma[DC__NUM_DPP__MAX];\n\tdouble UrgentBurstFactorLumaPre[DC__NUM_DPP__MAX];\n\tdouble UrgentBurstFactorChroma[DC__NUM_DPP__MAX];\n\tdouble UrgentBurstFactorChromaPre[DC__NUM_DPP__MAX];\n\n\n\tbool           MPCCombine[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble         SwathWidthCSingleDPP[DC__NUM_DPP__MAX];\n\tdouble         MaximumSwathWidthInLineBufferLuma;\n\tdouble         MaximumSwathWidthInLineBufferChroma;\n\tdouble         MaximumSwathWidthLuma[DC__NUM_DPP__MAX];\n\tdouble         MaximumSwathWidthChroma[DC__NUM_DPP__MAX];\n\tenum odm_combine_mode odm_combine_dummy[DC__NUM_DPP__MAX];\n\tdouble         dummy1[DC__NUM_DPP__MAX];\n\tdouble         dummy2[DC__NUM_DPP__MAX];\n\tunsigned int   dummy3[DC__NUM_DPP__MAX];\n\tunsigned int   dummy4[DC__NUM_DPP__MAX];\n\tdouble         dummy5;\n\tdouble         dummy6;\n\tdouble         dummy7[DC__NUM_DPP__MAX];\n\tdouble         dummy8[DC__NUM_DPP__MAX];\n\tdouble         dummy13[DC__NUM_DPP__MAX];\n\tdouble         dummy_double_array[2][DC__NUM_DPP__MAX];\n\tunsigned int        dummyinteger3[DC__NUM_DPP__MAX];\n\tunsigned int        dummyinteger4[DC__NUM_DPP__MAX];\n\tunsigned int        dummyinteger5;\n\tunsigned int        dummyinteger6;\n\tunsigned int        dummyinteger7;\n\tunsigned int        dummyinteger8;\n\tunsigned int        dummyinteger9;\n\tunsigned int        dummyinteger10;\n\tunsigned int        dummyinteger11;\n\tunsigned int        dummy_integer_array[8][DC__NUM_DPP__MAX];\n\n\tbool           dummysinglestring;\n\tbool           SingleDPPViewportSizeSupportPerPlane[DC__NUM_DPP__MAX];\n\tdouble         PlaneRequiredDISPCLKWithODMCombine2To1;\n\tdouble         PlaneRequiredDISPCLKWithODMCombine4To1;\n\tunsigned int   TotalNumberOfSingleDPPPlanes[DC__VOLTAGE_STATES][2];\n\tbool           LinkDSCEnable;\n\tbool           ODMCombine4To1SupportCheckOK[DC__VOLTAGE_STATES];\n\tenum odm_combine_mode ODMCombineEnableThisState[DC__NUM_DPP__MAX];\n\tdouble   SwathWidthCThisState[DC__NUM_DPP__MAX];\n\tbool           ViewportSizeSupportPerPlane[DC__NUM_DPP__MAX];\n\tdouble         AlignedDCCMetaPitchY[DC__NUM_DPP__MAX];\n\tdouble         AlignedDCCMetaPitchC[DC__NUM_DPP__MAX];\n\n\tunsigned int NotEnoughUrgentLatencyHiding[DC__VOLTAGE_STATES][2];\n\tunsigned int NotEnoughUrgentLatencyHidingPre;\n\tint PTEBufferSizeInRequestsForLuma;\n\tint PTEBufferSizeInRequestsForChroma;\n\n\t\n\tint dpte_group_bytes_chroma;\n\tunsigned int vm_group_bytes_chroma;\n\tdouble dst_x_after_scaler;\n\tdouble dst_y_after_scaler;\n\tunsigned int VStartupRequiredWhenNotEnoughTimeForDynamicMetadata;\n\n\t \n\tdouble PrefetchBandwidth[DC__NUM_DPP__MAX];\n\tdouble VInitPreFillY[DC__NUM_DPP__MAX];\n\tdouble VInitPreFillC[DC__NUM_DPP__MAX];\n\tunsigned int MaxNumSwathY[DC__NUM_DPP__MAX];\n\tunsigned int MaxNumSwathC[DC__NUM_DPP__MAX];\n\tunsigned int VStartup[DC__NUM_DPP__MAX];\n\tdouble DSTYAfterScaler[DC__NUM_DPP__MAX];\n\tdouble DSTXAfterScaler[DC__NUM_DPP__MAX];\n\tbool AllowDRAMClockChangeDuringVBlank[DC__NUM_DPP__MAX];\n\tbool AllowDRAMSelfRefreshDuringVBlank[DC__NUM_DPP__MAX];\n\tdouble VRatioPrefetchY[DC__NUM_DPP__MAX];\n\tdouble VRatioPrefetchC[DC__NUM_DPP__MAX];\n\tdouble DestinationLinesForPrefetch[DC__NUM_DPP__MAX];\n\tdouble DestinationLinesToRequestVMInVBlank[DC__NUM_DPP__MAX];\n\tdouble DestinationLinesToRequestRowInVBlank[DC__NUM_DPP__MAX];\n\tdouble MinTTUVBlank[DC__NUM_DPP__MAX];\n\tdouble BytePerPixelDETY[DC__NUM_DPP__MAX];\n\tdouble BytePerPixelDETC[DC__NUM_DPP__MAX];\n\tdouble SwathWidthY[DC__NUM_DPP__MAX];\n\tdouble SwathWidthSingleDPPY[DC__NUM_DPP__MAX];\n\tdouble CursorRequestDeliveryTime[DC__NUM_DPP__MAX];\n\tdouble CursorRequestDeliveryTimePrefetch[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidthPlaneLuma[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidthPlaneChroma[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeLineDeliveryTimeLumaPrefetch[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeLineDeliveryTimeChromaPrefetch[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeRequestDeliveryTimeLumaPrefetch[DC__NUM_DPP__MAX];\n\tdouble DisplayPipeRequestDeliveryTimeChromaPrefetch[DC__NUM_DPP__MAX];\n\tdouble PixelPTEBytesPerRow[DC__NUM_DPP__MAX];\n\tdouble PDEAndMetaPTEBytesFrame[DC__NUM_DPP__MAX];\n\tdouble MetaRowByte[DC__NUM_DPP__MAX];\n\tdouble PrefetchSourceLinesY[DC__NUM_DPP__MAX];\n\tdouble RequiredPrefetchPixDataBWLuma[DC__NUM_DPP__MAX];\n\tdouble RequiredPrefetchPixDataBWChroma[DC__NUM_DPP__MAX];\n\tdouble PrefetchSourceLinesC[DC__NUM_DPP__MAX];\n\tdouble PSCL_THROUGHPUT_LUMA[DC__NUM_DPP__MAX];\n\tdouble PSCL_THROUGHPUT_CHROMA[DC__NUM_DPP__MAX];\n\tdouble DSCCLK_calculated[DC__NUM_DPP__MAX];\n\tunsigned int DSCDelay[DC__NUM_DPP__MAX];\n\tunsigned int MaxVStartupLines[DC__NUM_DPP__MAX];\n\tdouble DPPCLKUsingSingleDPP[DC__NUM_DPP__MAX];\n\tdouble DPPCLK[DC__NUM_DPP__MAX];\n\tunsigned int DCCYMaxUncompressedBlock[DC__NUM_DPP__MAX];\n\tunsigned int DCCYMaxCompressedBlock[DC__NUM_DPP__MAX];\n\tunsigned int DCCYIndependent64ByteBlock[DC__NUM_DPP__MAX];\n\tdouble MaximumDCCCompressionYSurface[DC__NUM_DPP__MAX];\n\tunsigned int BlockHeight256BytesY[DC__NUM_DPP__MAX];\n\tunsigned int BlockHeight256BytesC[DC__NUM_DPP__MAX];\n\tunsigned int BlockWidth256BytesY[DC__NUM_DPP__MAX];\n\tunsigned int BlockWidth256BytesC[DC__NUM_DPP__MAX];\n\tdouble XFCSlaveVUpdateOffset[DC__NUM_DPP__MAX];\n\tdouble XFCSlaveVupdateWidth[DC__NUM_DPP__MAX];\n\tdouble XFCSlaveVReadyOffset[DC__NUM_DPP__MAX];\n\tdouble XFCTransferDelay[DC__NUM_DPP__MAX];\n\tdouble XFCPrechargeDelay[DC__NUM_DPP__MAX];\n\tdouble XFCRemoteSurfaceFlipLatency[DC__NUM_DPP__MAX];\n\tdouble XFCPrefetchMargin[DC__NUM_DPP__MAX];\n\tunsigned int dpte_row_width_luma_ub[DC__NUM_DPP__MAX];\n\tunsigned int dpte_row_width_chroma_ub[DC__NUM_DPP__MAX];\n\tdouble FullDETBufferingTimeY[DC__NUM_DPP__MAX];                     \n\tdouble FullDETBufferingTimeC[DC__NUM_DPP__MAX];                     \n\tdouble DST_Y_PER_PTE_ROW_NOM_L[DC__NUM_DPP__MAX];\n\tdouble DST_Y_PER_PTE_ROW_NOM_C[DC__NUM_DPP__MAX];\n\tdouble DST_Y_PER_META_ROW_NOM_L[DC__NUM_DPP__MAX];\n\tdouble TimePerMetaChunkNominal[DC__NUM_DPP__MAX];\n\tdouble TimePerMetaChunkVBlank[DC__NUM_DPP__MAX];\n\tdouble TimePerMetaChunkFlip[DC__NUM_DPP__MAX];\n\tunsigned int swath_width_luma_ub[DC__NUM_DPP__MAX];\n\tunsigned int swath_width_chroma_ub[DC__NUM_DPP__MAX];\n\tunsigned int PixelPTEReqWidthY[DC__NUM_DPP__MAX];\n\tunsigned int PixelPTEReqHeightY[DC__NUM_DPP__MAX];\n\tunsigned int PTERequestSizeY[DC__NUM_DPP__MAX];\n\tunsigned int PixelPTEReqWidthC[DC__NUM_DPP__MAX];\n\tunsigned int PixelPTEReqHeightC[DC__NUM_DPP__MAX];\n\tunsigned int PTERequestSizeC[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_nom_luma[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_nom_chroma[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_vblank_luma[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_vblank_chroma[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_flip_luma[DC__NUM_DPP__MAX];\n\tdouble time_per_pte_group_flip_chroma[DC__NUM_DPP__MAX];\n\tdouble TimePerVMGroupVBlank[DC__NUM_DPP__MAX];\n\tdouble TimePerVMGroupFlip[DC__NUM_DPP__MAX];\n\tdouble TimePerVMRequestVBlank[DC__NUM_DPP__MAX];\n\tdouble TimePerVMRequestFlip[DC__NUM_DPP__MAX];\n\tunsigned int dpde0_bytes_per_frame_ub_l[DC__NUM_DPP__MAX];\n\tunsigned int meta_pte_bytes_per_frame_ub_l[DC__NUM_DPP__MAX];\n\tunsigned int dpde0_bytes_per_frame_ub_c[DC__NUM_DPP__MAX];\n\tunsigned int meta_pte_bytes_per_frame_ub_c[DC__NUM_DPP__MAX];\n\tdouble LinesToFinishSwathTransferStutterCriticalPlane;\n\tunsigned int BytePerPixelYCriticalPlane;\n\tdouble SwathWidthYCriticalPlane;\n\tdouble LinesInDETY[DC__NUM_DPP__MAX];\n\tdouble LinesInDETYRoundedDownToSwath[DC__NUM_DPP__MAX];\n\n\tdouble SwathWidthSingleDPPC[DC__NUM_DPP__MAX];\n\tdouble SwathWidthC[DC__NUM_DPP__MAX];\n\tunsigned int BytePerPixelY[DC__NUM_DPP__MAX];\n\tunsigned int BytePerPixelC[DC__NUM_DPP__MAX];\n\tunsigned int dummyinteger1;\n\tunsigned int dummyinteger2;\n\tdouble FinalDRAMClockChangeLatency;\n\tdouble Tdmdl_vm[DC__NUM_DPP__MAX];\n\tdouble Tdmdl[DC__NUM_DPP__MAX];\n\tdouble TSetup[DC__NUM_DPP__MAX];\n\tunsigned int ThisVStartup;\n\tbool WritebackAllowDRAMClockChangeEndPosition[DC__NUM_DPP__MAX];\n\tdouble DST_Y_PER_META_ROW_NOM_C[DC__NUM_DPP__MAX];\n\tdouble TimePerChromaMetaChunkNominal[DC__NUM_DPP__MAX];\n\tdouble TimePerChromaMetaChunkVBlank[DC__NUM_DPP__MAX];\n\tdouble TimePerChromaMetaChunkFlip[DC__NUM_DPP__MAX];\n\tunsigned int DCCCMaxUncompressedBlock[DC__NUM_DPP__MAX];\n\tunsigned int DCCCMaxCompressedBlock[DC__NUM_DPP__MAX];\n\tdouble VStartupMargin;\n\tbool NotEnoughTimeForDynamicMetadata[DC__NUM_DPP__MAX];\n\n\t \n\tunsigned int MaximumMaxVStartupLines;\n\tdouble FabricAndDRAMBandwidth;\n\tdouble LinesInDETLuma;\n\tdouble LinesInDETChroma;\n\tunsigned int ImmediateFlipBytes[DC__NUM_DPP__MAX];\n\tunsigned int LinesInDETC[DC__NUM_DPP__MAX];\n\tunsigned int LinesInDETCRoundedDownToSwath[DC__NUM_DPP__MAX];\n\tdouble UrgentLatencySupportUsPerState[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble UrgentLatencySupportUs[DC__NUM_DPP__MAX];\n\tdouble FabricAndDRAMBandwidthPerState[DC__VOLTAGE_STATES];\n\tbool UrgentLatencySupport[DC__VOLTAGE_STATES][2];\n\tunsigned int SwathWidthYPerState[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightYPerState[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble qual_row_bw[DC__NUM_DPP__MAX];\n\tdouble prefetch_row_bw[DC__NUM_DPP__MAX];\n\tdouble prefetch_vm_bw[DC__NUM_DPP__MAX];\n\n\tdouble PTEGroupSize;\n\tunsigned int PDEProcessingBufIn64KBReqs;\n\n\tdouble MaxTotalVActiveRDBandwidth;\n\tbool DoUrgentLatencyAdjustment;\n\tdouble UrgentLatencyAdjustmentFabricClockComponent;\n\tdouble UrgentLatencyAdjustmentFabricClockReference;\n\tdouble MinUrgentLatencySupportUs;\n\tdouble MinFullDETBufferingTime;\n\tdouble AverageReadBandwidthGBytePerSecond;\n\tbool   FirstMainPlane;\n\tbool NotEnoughDETSwathFillLatencyHiding;\n\n\tunsigned int ViewportWidthChroma[DC__NUM_DPP__MAX];\n\tunsigned int ViewportHeightChroma[DC__NUM_DPP__MAX];\n\tdouble HRatioChroma[DC__NUM_DPP__MAX];\n\tdouble VRatioChroma[DC__NUM_DPP__MAX];\n\tint WritebackSourceWidth[DC__NUM_DPP__MAX];\n\n\tbool ModeIsSupported;\n\tbool ODMCombine4To1Supported;\n\n\tunsigned int SurfaceWidthY[DC__NUM_DPP__MAX];\n\tunsigned int SurfaceWidthC[DC__NUM_DPP__MAX];\n\tunsigned int SurfaceHeightY[DC__NUM_DPP__MAX];\n\tunsigned int SurfaceHeightC[DC__NUM_DPP__MAX];\n\tunsigned int WritebackHTaps[DC__NUM_DPP__MAX];\n\tunsigned int WritebackVTaps[DC__NUM_DPP__MAX];\n\tbool DSCEnable[DC__NUM_DPP__MAX];\n\n\tdouble DRAMClockChangeLatencyOverride;\n\n\tdouble GPUVMMinPageSize;\n\tdouble HostVMMinPageSize;\n\n\tbool   MPCCombineEnable[DC__NUM_DPP__MAX];\n\tunsigned int HostVMMaxNonCachedPageTableLevels;\n\tbool   DynamicMetadataVMEnabled;\n\tdouble       WritebackInterfaceBufferSize;\n\tdouble       WritebackLineBufferSize;\n\n\tdouble DCCRateLuma[DC__NUM_DPP__MAX];\n\tdouble DCCRateChroma[DC__NUM_DPP__MAX];\n\n\tdouble PHYCLKD18PerState[DC__VOLTAGE_STATES];\n\n\tbool WritebackSupportInterleaveAndUsingWholeBufferForASingleStream;\n\tbool NumberOfHDMIFRLSupport;\n\tunsigned int MaxNumHDMIFRLOutputs;\n\tint    AudioSampleRate[DC__NUM_DPP__MAX];\n\tint    AudioSampleLayout[DC__NUM_DPP__MAX];\n\n\tint PercentMarginOverMinimumRequiredDCFCLK;\n\tbool DynamicMetadataSupported[DC__VOLTAGE_STATES][2];\n\tenum immediate_flip_requirement ImmediateFlipRequirement[DC__NUM_DPP__MAX];\n\tunsigned int DETBufferSizeYThisState[DC__NUM_DPP__MAX];\n\tunsigned int DETBufferSizeCThisState[DC__NUM_DPP__MAX];\n\tbool NoUrgentLatencyHiding[DC__NUM_DPP__MAX];\n\tbool NoUrgentLatencyHidingPre[DC__NUM_DPP__MAX];\n\tint swath_width_luma_ub_this_state[DC__NUM_DPP__MAX];\n\tint swath_width_chroma_ub_this_state[DC__NUM_DPP__MAX];\n\tdouble UrgLatency[DC__VOLTAGE_STATES];\n\tdouble VActiveCursorBandwidth[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble VActivePixelBandwidth[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool NoTimeForPrefetch[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool NoTimeForDynamicMetadata[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble dpte_row_bandwidth[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble meta_row_bandwidth[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble DETBufferSizeYAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble DETBufferSizeCAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int swath_width_luma_ub_all_states[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int swath_width_chroma_ub_all_states[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tbool NotUrgentLatencyHiding[DC__VOLTAGE_STATES][2];\n\tunsigned int SwathHeightYAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int SwathHeightCAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int SwathWidthYAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int SwathWidthCAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tdouble TotalDPTERowBandwidth[DC__VOLTAGE_STATES][2];\n\tdouble TotalMetaRowBandwidth[DC__VOLTAGE_STATES][2];\n\tdouble TotalVActiveCursorBandwidth[DC__VOLTAGE_STATES][2];\n\tdouble TotalVActivePixelBandwidth[DC__VOLTAGE_STATES][2];\n\tdouble WritebackDelayTime[DC__NUM_DPP__MAX];\n\tunsigned int DCCYIndependentBlock[DC__NUM_DPP__MAX];\n\tunsigned int DCCCIndependentBlock[DC__NUM_DPP__MAX];\n\tunsigned int dummyinteger17;\n\tunsigned int dummyinteger18;\n\tunsigned int dummyinteger19;\n\tunsigned int dummyinteger20;\n\tunsigned int dummyinteger21;\n\tunsigned int dummyinteger22;\n\tunsigned int dummyinteger23;\n\tunsigned int dummyinteger24;\n\tunsigned int dummyinteger25;\n\tunsigned int dummyinteger26;\n\tunsigned int dummyinteger27;\n\tunsigned int dummyinteger28;\n\tunsigned int dummyinteger29;\n\tbool dummystring[DC__NUM_DPP__MAX];\n\tdouble BPP;\n\tenum odm_combine_policy ODMCombinePolicy;\n\tbool UseMinimumRequiredDCFCLK;\n\tbool ClampMinDCFCLK;\n\tbool AllowDramClockChangeOneDisplayVactive;\n\n\tdouble MaxAveragePercentOfIdealFabricAndSDPPortBWDisplayCanUseInNormalSystemOperation;\n\tdouble PercentOfIdealFabricAndSDPPortBWReceivedAfterUrgLatency;\n\tdouble PercentOfIdealDRAMBWReceivedAfterUrgLatencyPixelMixedWithVMData;\n\tdouble PercentOfIdealDRAMBWReceivedAfterUrgLatencyVMDataOnly;\n\tdouble PercentOfIdealDRAMBWReceivedAfterUrgLatencyPixelDataOnly;\n\tdouble SRExitZ8Time;\n\tdouble SREnterPlusExitZ8Time;\n\tdouble Z8StutterExitWatermark;\n\tdouble Z8StutterEnterPlusExitWatermark;\n\tdouble Z8StutterEfficiencyNotIncludingVBlank;\n\tdouble Z8StutterEfficiency;\n\tdouble DCCFractionOfZeroSizeRequestsLuma[DC__NUM_DPP__MAX];\n\tdouble DCCFractionOfZeroSizeRequestsChroma[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorCursor[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorLuma[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorChroma[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorCursorPre[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorLumaPre[DC__NUM_DPP__MAX];\n\tdouble UrgBurstFactorChromaPre[DC__NUM_DPP__MAX];\n\tbool NotUrgentLatencyHidingPre[DC__NUM_DPP__MAX];\n\tbool LinkCapacitySupport[DC__VOLTAGE_STATES];\n\tbool VREADY_AT_OR_AFTER_VSYNC[DC__NUM_DPP__MAX];\n\tunsigned int MIN_DST_Y_NEXT_START[DC__NUM_DPP__MAX];\n\tunsigned int VFrontPorch[DC__NUM_DPP__MAX];\n\tint ConfigReturnBufferSizeInKByte;\n\tenum unbounded_requesting_policy UseUnboundedRequesting;\n\tint CompressedBufferSegmentSizeInkByte;\n\tint CompressedBufferSizeInkByte;\n\tint MetaFIFOSizeInKEntries;\n\tint ZeroSizeBufferEntries;\n\tint COMPBUF_RESERVED_SPACE_64B;\n\tint COMPBUF_RESERVED_SPACE_ZS;\n\tbool UnboundedRequestEnabled;\n\tbool DSC422NativeSupport;\n\tbool NoEnoughUrgentLatencyHiding;\n\tbool NoEnoughUrgentLatencyHidingPre;\n\tint NumberOfStutterBurstsPerFrame;\n\tint Z8NumberOfStutterBurstsPerFrame;\n\tunsigned int MaximumDSCBitsPerComponent;\n\tunsigned int NotEnoughUrgentLatencyHidingA[DC__VOLTAGE_STATES][2];\n\tdouble ReadBandwidthSurfaceLuma[DC__NUM_DPP__MAX];\n\tdouble ReadBandwidthSurfaceChroma[DC__NUM_DPP__MAX];\n\tdouble SurfaceRequiredDISPCLKWithoutODMCombine;\n\tdouble SurfaceRequiredDISPCLK;\n\tdouble MinActiveFCLKChangeLatencySupported;\n\tint MinVoltageLevel;\n\tint MaxVoltageLevel;\n\tunsigned int TotalNumberOfSingleDPPSurfaces[DC__VOLTAGE_STATES][2];\n\tunsigned int CompressedBufferSizeInkByteAllStates[DC__VOLTAGE_STATES][2];\n\tunsigned int DETBufferSizeInKByteAllStates[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX];\n\tunsigned int DETBufferSizeInKByteThisState[DC__NUM_DPP__MAX];\n\tunsigned int SurfaceSizeInMALL[DC__NUM_DPP__MAX];\n\tbool ExceededMALLSize;\n\tbool PTE_BUFFER_MODE[DC__NUM_DPP__MAX];\n\tunsigned int BIGK_FRAGMENT_SIZE[DC__NUM_DPP__MAX];\n\tunsigned int CompressedBufferSizeInkByteThisState;\n\tenum dm_fclock_change_support FCLKChangeSupport[DC__VOLTAGE_STATES][2];\n\tbool USRRetrainingSupport[DC__VOLTAGE_STATES][2];\n\tenum dm_use_mall_for_pstate_change_mode UsesMALLForPStateChange[DC__NUM_DPP__MAX];\n\tbool UnboundedRequestEnabledAllStates[DC__VOLTAGE_STATES][2];\n\tbool SingleDPPViewportSizeSupportPerSurface[DC__NUM_DPP__MAX];\n\tenum dm_use_mall_for_static_screen_mode UseMALLForStaticScreen[DC__NUM_DPP__MAX];\n\tbool UnboundedRequestEnabledThisState;\n\tbool DRAMClockChangeRequirementFinal;\n\tbool FCLKChangeRequirementFinal;\n\tbool USRRetrainingRequiredFinal;\n\tunsigned int DETSizeOverride[DC__NUM_DPP__MAX];\n\tunsigned int nomDETInKByte;\n\tenum mpc_combine_affinity  MPCCombineUse[DC__NUM_DPP__MAX];\n\tbool MPCCombineMethodIncompatible;\n\tunsigned int RequiredSlots[DC__VOLTAGE_STATES][DC__NUM_DPP__MAX];\n\tbool ExceededMultistreamSlots[DC__VOLTAGE_STATES];\n\tenum odm_combine_policy ODMUse[DC__NUM_DPP__MAX];\n\tunsigned int OutputMultistreamId[DC__NUM_DPP__MAX];\n\tbool OutputMultistreamEn[DC__NUM_DPP__MAX];\n\tbool UsesMALLForStaticScreen[DC__NUM_DPP__MAX];\n\tdouble MaxActiveDRAMClockChangeLatencySupported[DC__NUM_DPP__MAX];\n\tdouble WritebackAllowFCLKChangeEndPosition[DC__NUM_DPP__MAX];\n\tbool PTEBufferSizeNotExceededPerState[DC__NUM_DPP__MAX]; \n\tbool DCCMetaBufferSizeNotExceededPerState[DC__NUM_DPP__MAX]; \n\tbool NotEnoughDSCSlices[DC__VOLTAGE_STATES];\n\tbool PixelsPerLinePerDSCUnitSupport[DC__VOLTAGE_STATES];\n\tbool DCCMetaBufferSizeNotExceeded[DC__VOLTAGE_STATES][2];\n\tunsigned int dpte_row_height_linear[DC__NUM_DPP__MAX];\n\tunsigned int dpte_row_height_linear_chroma[DC__NUM_DPP__MAX];\n\tunsigned int BlockHeightY[DC__NUM_DPP__MAX];\n\tunsigned int BlockHeightC[DC__NUM_DPP__MAX];\n\tunsigned int BlockWidthY[DC__NUM_DPP__MAX];\n\tunsigned int BlockWidthC[DC__NUM_DPP__MAX];\n\tunsigned int SubViewportLinesNeededInMALL[DC__NUM_DPP__MAX];\n\tbool VActiveBandwithSupport[DC__VOLTAGE_STATES][2];\n\tbool NotEnoughDETSwathFillLatencyHidingPerState[DC__VOLTAGE_STATES][2];\n\tstruct dummy_vars dummy_vars;\n};\n\nbool CalculateMinAndMaxPrefetchMode(\n\t\tenum self_refresh_affinity AllowDRAMSelfRefreshOrDRAMClockChangeInVblank,\n\t\tunsigned int *MinPrefetchMode,\n\t\tunsigned int *MaxPrefetchMode);\n\ndouble CalculateWriteBackDISPCLK(\n\t\tenum source_format_class WritebackPixelFormat,\n\t\tdouble PixelClock,\n\t\tdouble WritebackHRatio,\n\t\tdouble WritebackVRatio,\n\t\tunsigned int WritebackLumaHTaps,\n\t\tunsigned int WritebackLumaVTaps,\n\t\tunsigned int WritebackChromaHTaps,\n\t\tunsigned int WritebackChromaVTaps,\n\t\tdouble WritebackDestinationWidth,\n\t\tunsigned int HTotal,\n\t\tunsigned int WritebackChromaLineBufferWidth);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}