INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Documents/apb_ram/apb_ram.srcs/sources_1/new/apb_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Documents/apb_ram/apb_ram.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tb' [U:/Documents/apb_ram/apb_ram.srcs/sim_1/new/tb.sv:668]
