static inline unsigned int F_1 ( unsigned V_1 )\r\n{\r\nunsigned long V_2 = 0 ;\r\nT_1 V_3 [ 5 ] ;\r\nF_2 ( 0 , V_1 + 0 , V_3 ) ;\r\nif ( ! ( V_3 [ 0 ] & V_4 ) )\r\nV_2 |= 0x8000 ;\r\nif ( ! ( V_3 [ 1 ] & V_4 ) )\r\nV_2 |= 0x4000 ;\r\nif ( ! ( V_3 [ 2 ] & V_4 ) )\r\nV_2 |= 0x2000 ;\r\nif ( ! ( V_3 [ 3 ] & V_4 ) )\r\nV_2 |= 0x1000 ;\r\nF_2 ( 0 , V_1 + 4 , V_3 ) ;\r\nif ( ! ( V_3 [ 0 ] & V_4 ) )\r\nV_2 |= 0x0800 ;\r\nif ( ! ( V_3 [ 1 ] & V_4 ) )\r\nV_2 |= 0x0400 ;\r\nif ( ! ( V_3 [ 2 ] & V_4 ) )\r\nV_2 |= 0x0200 ;\r\nif ( ! ( V_3 [ 3 ] & V_4 ) )\r\nV_2 |= 0x0100 ;\r\nV_1 = ~ V_1 & ( V_5 * V_6 ) ;\r\nF_2 ( 0 , V_1 + 0 , V_3 ) ;\r\nif ( ! ( V_3 [ 0 ] & V_4 ) )\r\nV_2 |= 0x80 ;\r\nif ( ! ( V_3 [ 1 ] & V_4 ) )\r\nV_2 |= 0x40 ;\r\nif ( ! ( V_3 [ 2 ] & V_4 ) )\r\nV_2 |= 0x20 ;\r\nif ( ! ( V_3 [ 3 ] & V_4 ) )\r\nV_2 |= 0x10 ;\r\nF_2 ( 0 , V_1 + 4 , V_3 ) ;\r\nif ( ! ( V_3 [ 0 ] & V_4 ) )\r\nV_2 |= 0x08 ;\r\nif ( ! ( V_3 [ 1 ] & V_4 ) )\r\nV_2 |= 0x04 ;\r\nif ( ! ( V_3 [ 2 ] & V_4 ) )\r\nV_2 |= 0x02 ;\r\nif ( ! ( V_3 [ 3 ] & V_4 ) )\r\nV_2 |= 0x01 ;\r\nreturn V_2 ;\r\n}\r\nstatic long F_3 ( unsigned long V_1 ,\r\nunsigned long V_7 , unsigned long V_8 ,\r\nunsigned long V_9 , unsigned long V_10 ,\r\nint V_11 , int V_12 , int V_13 )\r\n{\r\nunsigned long V_14 ;\r\nT_1 V_3 , V_15 , V_16 ;\r\nif ( V_10 & V_17 )\r\nreturn - 1 ;\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_1\r\nL_2 ,\r\nV_1 , V_18 , V_8 , V_9 , V_10 , V_11 ) ;\r\nV_3 = F_5 ( V_7 , V_11 , V_12 , V_19 ) |\r\nV_10 | V_20 ;\r\nV_15 = F_6 ( V_8 , V_11 , V_12 ) | V_9 ;\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_3 , V_3 , V_15 ) ;\r\nif ( V_9 & V_21 )\r\nV_15 &= ~ V_22 ;\r\nF_7 ( & V_23 ) ;\r\nV_14 = F_1 ( V_1 ) ;\r\nif ( V_14 == 0 ) {\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_4 ) ;\r\nF_8 ( & V_23 ) ;\r\nreturn - 1 ;\r\n}\r\nV_14 = F_9 ( 0 , V_1 , V_14 << 48 ,\r\nV_3 , V_15 , & V_16 ) ;\r\nF_8 ( & V_23 ) ;\r\nif ( F_10 ( V_14 != 0 ) ) {\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_5 , V_14 ) ;\r\nreturn - 2 ;\r\n}\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_6 , V_16 ) ;\r\nreturn ( V_16 ^ V_1 ) & 15 ;\r\n}\r\nstatic long F_11 ( unsigned long V_1 )\r\n{\r\nF_4 ( L_7 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic unsigned long F_12 ( unsigned long V_16 )\r\n{\r\nunsigned long V_24 ;\r\nunsigned long V_14 ;\r\nT_1 V_25 [ 5 ] ;\r\nV_14 = F_2 ( 0 , V_16 & ~ 3UL , V_25 ) ;\r\nV_24 = V_25 [ V_16 & 3 ] ;\r\nF_13 ( V_14 != 0 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nunsigned long V_26 = 1UL << V_27 ;\r\nunsigned long V_28 = V_26 >> 4 ;\r\nint V_29 ;\r\nT_1 V_30 , V_31 ;\r\nfor ( V_29 = 0 ; V_29 < V_28 ; V_29 ++ )\r\nF_15 ( 0 , V_29 , 0 , 0 , - 1UL , - 1UL , & V_30 , & V_31 ) ;\r\n}\r\nstatic long F_16 ( unsigned long V_16 ,\r\nunsigned long V_32 ,\r\nunsigned long V_7 ,\r\nint V_11 , int V_12 ,\r\nint V_13 , unsigned long V_33 )\r\n{\r\nunsigned long V_14 ;\r\nT_1 V_30 , V_31 ;\r\nunsigned long V_34 ;\r\nV_34 = F_17 ( V_7 , V_11 , V_19 ) ;\r\nF_4 ( L_8\r\nL_9 ,\r\nV_34 & V_35 , V_16 , V_11 , V_32 ) ;\r\nF_7 ( & V_23 ) ;\r\nV_30 = F_12 ( V_16 ) ;\r\nif ( ( V_30 & ~ 0x7FUL ) != ( V_34 & ~ 0x7FUL ) ) {\r\nF_4 ( L_10 ) ;\r\nF_8 ( & V_23 ) ;\r\nreturn - 1 ;\r\n}\r\nV_14 = F_15 ( 0 , V_16 , 0 , V_32 , 0 , 7 , & V_30 ,\r\n& V_31 ) ;\r\nF_8 ( & V_23 ) ;\r\nif ( V_14 != 0 || V_30 == 0 ) {\r\nF_4 ( L_10 ) ;\r\nreturn - 1 ;\r\n}\r\nF_4 ( L_11 , V_30 , V_31 ) ;\r\nF_13 ( V_14 != 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic long F_18 ( unsigned long V_7 , int V_11 )\r\n{\r\nunsigned long V_36 ;\r\nunsigned long V_29 , V_37 ;\r\nlong V_16 ;\r\nunsigned long V_34 , V_3 ;\r\nV_36 = F_19 ( V_7 , V_38 [ V_11 ] . V_39 , V_19 ) ;\r\nV_34 = F_17 ( V_7 , V_11 , V_19 ) ;\r\nfor ( V_37 = 0 ; V_37 < 2 ; V_37 ++ ) {\r\nV_16 = ( V_36 & V_5 ) * V_6 ;\r\nfor ( V_29 = 0 ; V_29 < V_6 ; V_29 ++ ) {\r\nV_3 = F_12 ( V_16 ) ;\r\nif ( F_20 ( V_3 , V_34 )\r\n&& ( V_3 & V_20 )\r\n&& ( ! ! ( V_3 & V_17 ) == V_37 ) ) {\r\nif ( V_37 )\r\nV_16 = - V_16 ;\r\nreturn V_16 ;\r\n}\r\n++ V_16 ;\r\n}\r\nV_36 = ~ V_36 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_21 ( unsigned long V_32 ,\r\nunsigned long V_40 ,\r\nint V_11 , int V_13 )\r\n{\r\nunsigned long V_7 ;\r\nunsigned long V_14 , V_16 , V_41 ;\r\nT_1 V_30 , V_31 ;\r\nV_41 = F_22 ( V_40 , V_19 ) ;\r\nV_7 = F_23 ( V_40 , V_41 , V_19 ) ;\r\nF_7 ( & V_23 ) ;\r\nV_16 = F_18 ( V_7 , V_11 ) ;\r\nF_13 ( V_16 == - 1 ) ;\r\nV_14 = F_15 ( 0 , V_16 , 0 , V_32 , 0 , 7 ,\r\n& V_30 , & V_31 ) ;\r\nF_8 ( & V_23 ) ;\r\nF_13 ( V_14 != 0 ) ;\r\n}\r\nstatic void F_24 ( unsigned long V_16 , unsigned long V_7 ,\r\nint V_11 , int V_12 ,\r\nint V_13 , int V_42 )\r\n{\r\nunsigned long V_34 ;\r\nunsigned long V_14 ;\r\nT_1 V_31 , V_43 ;\r\nunsigned long V_33 ;\r\nF_4 ( L_12 ,\r\nV_16 , V_18 , V_11 , V_42 ) ;\r\nV_34 = F_17 ( V_7 , V_11 , V_19 ) ;\r\nF_25 ( & V_23 , V_33 ) ;\r\nV_31 = F_12 ( V_16 ) ;\r\nif ( ( V_31 & ~ 0x7FUL ) != ( V_34 & ~ 0x7FUL ) ) {\r\nF_4 ( L_10 ) ;\r\nF_26 ( & V_23 , V_33 ) ;\r\nreturn;\r\n}\r\nV_14 = F_15 ( 0 , V_16 , 0 , 0 , V_20 , 0 ,\r\n& V_31 , & V_43 ) ;\r\nF_26 ( & V_23 , V_33 ) ;\r\nF_13 ( V_14 != 0 ) ;\r\n}\r\nvoid T_2 F_27 ( void )\r\n{\r\nV_44 . V_45 = F_24 ;\r\nV_44 . V_46 = F_16 ;\r\nV_44 . V_47 = F_21 ;\r\nV_44 . V_48 = F_3 ;\r\nV_44 . V_49 = F_11 ;\r\nV_44 . V_50 = F_14 ;\r\n}\r\nstatic long F_28 ( unsigned long V_1 ,\r\nunsigned long V_7 , unsigned long V_8 ,\r\nunsigned long V_9 , unsigned long V_10 ,\r\nint V_11 , int V_12 , int V_13 )\r\n{\r\nunsigned long V_14 ;\r\nT_1 V_3 , V_15 , V_16 ;\r\nif ( V_10 & V_17 )\r\nreturn - 1 ;\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_13\r\nL_2 ,\r\nV_1 , V_7 , V_8 , V_9 , V_10 , V_11 ) ;\r\nV_3 = F_5 ( V_7 , V_11 , V_12 , V_19 ) |\r\nV_10 | V_20 ;\r\nV_15 = F_6 ( V_8 , V_11 , V_12 ) | V_9 ;\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_3 , V_3 , V_15 ) ;\r\nif ( V_9 & V_21 )\r\nV_15 &= ~ V_22 ;\r\nV_14 = F_29 ( 0 , V_1 , V_3 , V_15 ,\r\nV_4 , 0 , & V_16 ) ;\r\nif ( F_10 ( V_14 != 0 ) ) {\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_5 , V_14 ) ;\r\nreturn - 2 ;\r\n}\r\nif ( ! ( V_10 & V_4 ) )\r\nF_4 ( L_6 , V_16 ) ;\r\nreturn ( V_16 ^ V_1 ) & 15 ;\r\n}\r\nstatic long F_30 ( unsigned long V_16 ,\r\nunsigned long V_32 ,\r\nunsigned long V_7 ,\r\nint V_11 , int V_12 ,\r\nint V_13 , unsigned long V_33 )\r\n{\r\nunsigned long V_14 ;\r\nunsigned long V_34 ;\r\nunsigned long V_51 ;\r\nV_34 = F_17 ( V_7 , V_11 , V_19 ) ;\r\nV_51 = ( V_11 == V_52 ) ? - 1UL : V_38 [ V_11 ] . V_53 [ V_11 ] ;\r\nF_4 ( L_8\r\nL_9 ,\r\nV_34 & V_35 , V_16 , V_11 , V_32 ) ;\r\nV_14 = F_31 ( 0 , V_16 , V_34 , V_51 , 7 , V_32 ) ;\r\nif ( V_14 == 0xfffffff7 ) {\r\nF_4 ( L_10 ) ;\r\nreturn - 1 ;\r\n}\r\nF_4 ( L_14 ) ;\r\nF_13 ( V_14 != 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_32 ( unsigned long V_16 , unsigned long V_7 ,\r\nint V_11 , int V_12 ,\r\nint V_13 , int V_42 )\r\n{\r\nunsigned long V_34 ;\r\nunsigned long V_14 ;\r\nunsigned long V_51 ;\r\nF_4 ( L_15 ,\r\nV_16 , V_7 , V_11 , V_42 ) ;\r\nV_34 = F_17 ( V_7 , V_11 , V_19 ) ;\r\nV_51 = ( V_11 == V_52 ) ? - 1UL : V_38 [ V_11 ] . V_53 [ V_11 ] ;\r\nV_14 = F_33 ( 0 , V_16 , V_34 , V_51 ) ;\r\nF_13 ( V_14 != 0 && V_14 != 0xfffffff7 ) ;\r\n}\r\nstatic T_3 F_34 ( void )\r\n{\r\nreturn F_35 ( 0 ) ;\r\n}\r\nstatic void F_36 ( void )\r\n{\r\nF_34 () ;\r\n}\r\nvoid T_2 F_37 ( void )\r\n{\r\nif ( F_34 () == 0 ) {\r\nV_44 . V_45 = F_32 ;\r\nV_44 . V_46 = F_30 ;\r\nV_44 . V_47 = F_21 ;\r\nV_44 . V_48 = F_28 ;\r\nV_44 . V_49 = F_11 ;\r\nV_44 . V_50 = F_36 ;\r\n} else {\r\nV_44 . V_45 = F_24 ;\r\nV_44 . V_46 = F_16 ;\r\nV_44 . V_47 = F_21 ;\r\nV_44 . V_48 = F_3 ;\r\nV_44 . V_49 = F_11 ;\r\nV_44 . V_50 = F_14 ;\r\n}\r\n}
