# SP_RAM_64x8
Verilog implementation of a 64x8 Single-Port RAM with testbench and documentation.

## ðŸ“Œ Features  
- 64 memory locations (6-bit address)  
- 8-bit data width  
- Synchronous read/write  
- Fully synthesizable Verilog  

## ðŸ“‚ Repository Structure  
```
SP_RAM_64x8/
â”œâ”€â”€ verilog/           # Verilog source code
â”‚   â”œâ”€â”€ ram_64to8     # Main RAM module
â”‚   â””â”€â”€ ram_64to8_tb.v  # Testbench
â”œâ”€â”€ images/            # Diagrams
â”‚   â”œâ”€â”€ schematic.png
â”‚__ â””â”€â”€ simulation.png



