// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vcore_tb.h for the primary calling header

#ifndef VERILATED_VCORE_TB___024ROOT_H_
#define VERILATED_VCORE_TB___024ROOT_H_  // guard

#include "verilated.h"

class Vcore_tb__Syms;

class Vcore_tb___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        CData/*0:0*/ core_tb__DOT__reset;
        CData/*0:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT____Vcellinp__icache_datapath__icache_flush;
        CData/*0:0*/ core_tb__DOT__irq_soft;
        CData/*0:0*/ core_tb__DOT__uart_rx;
        CData/*0:0*/ core_tb__DOT__flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_rxd_i;
        CData/*1:0*/ core_tb__DOT__dut__DOT____Vcellinp__plic_module__irq_src_i;
        CData/*4:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_next;
        CData/*2:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr2fwd;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fwd2lsu;
        CData/*7:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fwd2ptop;
        CData/*4:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT____Vcellinp__muldiv_module__fwd2mul_flush_i;
        CData/*7:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_pipe_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req;
        CData/*7:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgExtracted_h0362d37b__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_req_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ack_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ack_ff_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__st_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_done;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_save;
        CData/*2:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__state;
        CData/*2:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__state_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__fwd2csr;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wr_exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sstatus_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sie_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sip_wr_flag;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_wr_flag;
        CData/*1:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff;
        CData/*1:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_next;
    };
    struct {
        CData/*1:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_delegated_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_delegated_req;
        CData/*3:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__timer_irq_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_pc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_exc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_irq_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_pc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__sret_pc_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__sret_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__sfence_vma_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__en_ld_st_vaddr_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_he5991c42__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h21021b6f__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs1_hazard;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs2_hazard;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_csr_mul_read_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_mul_stall;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_stall_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_stall_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__mul_stall_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__mul_stall_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_mul_stall_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgExtracted_h09503d11__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h4675c004__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h140467bf__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_hb3ea78f5__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT____VdfgTmp_h1ec46b79__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_h130160c9__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_h12c5995c__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_h22748b0f__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_h22bca24b__0;
        CData/*2:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_state_ff;
        CData/*2:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_state_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_lvl_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_lvl_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_data_valid_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__itlb_update;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__dtlb_miss;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__iwalk_active_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__iwalk_active_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__gmap_bit_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__gmap_bit_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_req_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_req_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_h23a25fc1__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_haf4fd536__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_h35f41773__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_hcbf4d47b__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_he4191b8e__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgTmp_hd5ca5221__0;
        CData/*0:0*/ core_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dmem_sel;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__reg_rd_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__reg_wr_req;
    };
    struct {
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__tx_valid_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__tx_valid_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rx_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rx_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_tx_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_tx_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_baud_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_baud_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_status_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_status_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_int_mask_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_int_mask_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__sample_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__sample_count_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__bit_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__bit_count_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__state;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__state_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__bit_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__bit_count_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sample_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sample_count_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sbit_sample_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sbit_sample_count_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__shifter_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__shifter_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__valid_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__valid_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__frame_err_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__frame_err_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__state;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__state_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_rd_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_wr_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__tx_valid_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__tx_valid_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_rx_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_rx_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_tx_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_tx_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_baud_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_baud_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lctrl_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lctrl_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_ie_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_ie_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lstatus_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lstatus_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_scratch_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_scratch_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_r_data;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__sample_count_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__sample_count_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__bit_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__bit_count_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__state;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__state_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__bit_count_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__bit_count_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sample_count_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sample_count_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sbit_sample_count_ff;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sbit_sample_count_next;
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__shifter_ff;
    };
    struct {
        CData/*7:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__shifter_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__valid_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__valid_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__frame_err_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__frame_err_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__state;
        CData/*1:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__state_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__r_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__w_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__timer_overflow_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_next;
        CData/*6:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__timer_prescaler_ff;
        CData/*6:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__timer_prescaler_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__plic_module__DOT____Vcellinp__plic_regs_module__claim_idx_i;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_pending_ff;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_pending_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_active_ff;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_active_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_req;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_gateway_module__DOT__irq_src_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__reg_rd_req;
        CData/*0:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__reg_wr_req;
        CData/*5:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff;
        CData/*5:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_next;
        CData/*5:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff;
        CData/*5:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_prio_next;
        CData/*3:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic_reg_ie_next;
        CData/*2:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__0;
        CData/*2:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__1;
        CData/*2:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__0;
        CData/*2:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__1;
        CData/*0:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__imem_rd_req_ff;
        CData/*3:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem_selbyte_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem_wen_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem_sel_ff;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__cache_rw;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT____Vcellout__icache_controller_module__icache2imem_request_o;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT____Vcellout__icache_controller_module__icache2if_ack_o;
        CData/*0:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_controller_module__DOT__icache2if_ack_ff;
        CData/*0:0*/ __VdfgTmp_h7bbdf8ad__0;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_exc_req;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_delegated_req;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__en_ld_st_vaddr_next;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __Vtrigrprev__TOP__clk;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__reset;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_ff;
        CData/*0:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT____Vcellinp__icache_datapath__icache_flush;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        SData/*9:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_haa3579db__0;
        SData/*9:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_ha9c1d2a1__0;
        SData/*9:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_hfc7452ca__0;
        SData/*9:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_hfc512a83__0;
        IData/*31:0*/ core_tb__DOT__tracelog_filepointer;
        IData/*31:0*/ core_tb__DOT__uartlog_filepointer;
    };
    struct {
        IData/*19:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_next;
        IData/*19:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr2wrb_data_pipe_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__csr2if_fb;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs1_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs2_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_result;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_result_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_result_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_buffer_data_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_buffer_addr_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_operand_a_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_result_o;
        IData/*26:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr2lsu_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scause_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scause_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_next;
    };
    struct {
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__writeback_module__DOT__wrb_rd_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hd6fcc4ae__0;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_hf69d70be__0;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____VdfgExtracted_h1a7370a5__0;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_data_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__vaddr_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__vaddr_next;
        IData/*19:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_txctrl_ff;
        IData/*19:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_txctrl_next;
        IData/*19:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rxctrl_ff;
        IData/*19:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rxctrl_next;
        IData/*31:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__reg_r_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__r_data;
        IData/*31:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__reg_r_data;
        IData/*27:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__imem_addr_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem_wdata_ff;
        IData/*27:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem_addr_ff;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT____Vcellout__icache_datapath__icache2if_data_o;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_controller_module__DOT__state_d;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_controller_module__DOT__state_q;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__ctag__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__cvalid__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__cdata__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ __Vtrigrprev__TOP__core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__amo_result_o;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*35:0*/ core_tb__DOT__loop_count;
        QData/*32:0*/ core_tb__DOT__dut__DOT__icache2if;
        QData/*32:0*/ core_tb__DOT__dut__DOT__dbus2lsu;
        QData/*35:0*/ core_tb__DOT__dut__DOT__core2pipe;
        QData/*63:0*/ core_tb__DOT__dut__DOT__clint2csr;
        VlWide<4>/*96:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_next;
        QData/*40:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_ctrl_next;
        VlWide<7>/*192:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_data_next;
        VlWide<3>/*95:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_next;
        VlWide<4>/*112:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_next;
        VlWide<5>/*132:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_data_next;
        QData/*37:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__wrb2id_fb;
        VlWide<4>/*96:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff;
        VlWide<7>/*192:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_data_pipe_ff;
        QData/*40:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_ctrl_pipe_ff;
        VlWide<3>/*95:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff;
        VlWide<4>/*112:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff;
        VlWide<5>/*132:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_data_pipe_ff;
        QData/*40:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl;
        VlWide<7>/*192:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data;
        QData/*32:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_output;
        VlWide<5>/*132:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data;
        VlWide<3>/*67:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus;
        VlWide<3>/*69:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__mmu2lsu;
        QData/*34:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__mmu2if;
        VlWide<7>/*215:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT__tlb_array_ff;
        VlWide<7>/*215:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__itlb_module__DOT__tlb_array_next;
        QData/*33:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb2mmu;
        VlWide<27>/*863:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb_array_ff;
        VlWide<27>/*863:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb_array_next;
        QData/*35:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw2mmu;
        QData/*33:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_paddr_ff;
        QData/*33:0*/ core_tb__DOT__dut__DOT__pipeline_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_paddr_next;
        VlWide<3>/*70:0*/ core_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus2peri;
        QData/*32:0*/ core_tb__DOT__dut__DOT__uart_module__DOT__uart2dbus_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__uart_ns_module__DOT__uart2dbus_ff;
        QData/*63:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff;
        QData/*63:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__mtime_next;
    };
    struct {
        QData/*63:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_ff;
        QData/*63:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_next;
        QData/*32:0*/ core_tb__DOT__dut__DOT__clint_module__DOT__clint2dbus_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__plic_module__DOT__plic_regs_module__DOT__plic2dbus_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dmem2mmu;
        VlWide<3>/*70:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__lsummu2dmem;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2if_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2if_next;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2dbus_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2dbus_next;
        VlWide<5>/*128:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__imem2icache_ff;
        QData/*32:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dmem2dbus_ff;
        QData/*33:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__if2icache;
        VlWide<5>/*146:0*/ core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__cache_ram_read;
        VlUnpacked<IData/*31:0*/, 32> core_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file;
        VlUnpacked<IData/*31:0*/, 4096> core_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem;
        VlUnpacked<IData/*31:0*/, 33554432> core_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_mem_module__DOT__dualport_memory;
        VlUnpacked<IData/*17:0*/, 1024> core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__ctag__DOT__TAG_RAM;
        VlUnpacked<CData/*0:0*/, 1024> core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__cvalid__DOT__VALID_RAM;
        VlUnpacked<VlWide<4>/*127:0*/, 1024> core_tb__DOT__dut__DOT__mem_top_module__DOT__icache_module__DOT__icache_datapath__DOT__ram__DOT__cdata__DOT__DATA_RAM;
    };
    VlTriggerVec<7> __VstlTriggered;
    VlTriggerVec<12> __VactTriggered;
    VlTriggerVec<12> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vcore_tb__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vcore_tb___024root(Vcore_tb__Syms* symsp, const char* v__name);
    ~Vcore_tb___024root();
    VL_UNCOPYABLE(Vcore_tb___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
