#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe29751d410 .scope module, "SEQ_DETECTOR_fjl_tb" "SEQ_DETECTOR_fjl_tb" 2 4;
 .timescale -9 -12;
P_0x7fe298002000 .param/l "mode0" 0 3 16, C4<00>;
P_0x7fe298002040 .param/l "mode1" 0 3 17, C4<01>;
P_0x7fe298002080 .param/l "mode2" 0 3 18, C4<10>;
P_0x7fe2980020c0 .param/l "mode3" 0 3 19, C4<11>;
P_0x7fe298002100 .param/l "sequence0_status0" 0 3 1, C4<0000>;
P_0x7fe298002140 .param/l "sequence0_status1" 0 3 2, C4<0001>;
P_0x7fe298002180 .param/l "sequence0_status2" 0 3 3, C4<0010>;
P_0x7fe2980021c0 .param/l "sequence0_status3" 0 3 4, C4<0011>;
P_0x7fe298002200 .param/l "sequence0_status4" 0 3 5, C4<0100>;
P_0x7fe298002240 .param/l "sequence1_status0" 0 3 6, C4<0101>;
P_0x7fe298002280 .param/l "sequence1_status1" 0 3 7, C4<0110>;
P_0x7fe2980022c0 .param/l "sequence1_status2" 0 3 8, C4<0111>;
P_0x7fe298002300 .param/l "sequence1_status3" 0 3 9, C4<1000>;
P_0x7fe298002340 .param/l "sequence1_status4" 0 3 10, C4<1001>;
P_0x7fe298002380 .param/l "sequence2_status0" 0 3 11, C4<1010>;
P_0x7fe2980023c0 .param/l "sequence2_status1" 0 3 12, C4<1011>;
P_0x7fe298002400 .param/l "sequence2_status2" 0 3 13, C4<1100>;
P_0x7fe298002440 .param/l "sequence2_status3" 0 3 14, C4<1101>;
P_0x7fe298002480 .param/l "sequence2_status4" 0 3 15, C4<1110>;
P_0x7fe2980024c0 .param/l "sequence3_status0" 0 3 20, C4<1111>;
P_0x7fe298002500 .param/l "time_period" 0 2 13, +C4<00000000000000000000000000001010>;
v0x7fe297536bf0_0 .var "DATA_IN", 3 0;
v0x7fe297536c80_0 .net "DATA_OUT", 3 0, L_0x7fe297601450;  1 drivers
v0x7fe297536d10_0 .var "IN_VALID", 0 0;
v0x7fe297536da0_0 .var "MODE", 1 0;
v0x7fe297536e30_0 .net "OUT_VALID", 0 0, L_0x7fe297601320;  1 drivers
v0x7fe297536f00_0 .var "RST_B", 0 0;
v0x7fe297536fb0_0 .var "SYSCLK", 0 0;
S_0x7fe297500070 .scope module, "SEQ_DETECTOR_fjl_test" "SEQ_DETECTOR_fjl" 2 15, 4 5 0, S_0x7fe29751d410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST_B"
    .port_info 1 /INPUT 1 "SYSCLK"
    .port_info 2 /INPUT 1 "IN_VALID"
    .port_info 3 /INPUT 2 "MODE"
    .port_info 4 /INPUT 4 "DATA_IN"
    .port_info 5 /OUTPUT 1 "OUT_VALID"
    .port_info 6 /OUTPUT 4 "DATA_OUT"
P_0x7fe298002600 .param/l "mode0" 0 3 16, C4<00>;
P_0x7fe298002640 .param/l "mode1" 0 3 17, C4<01>;
P_0x7fe298002680 .param/l "mode2" 0 3 18, C4<10>;
P_0x7fe2980026c0 .param/l "mode3" 0 3 19, C4<11>;
P_0x7fe298002700 .param/l "sequence0_status0" 0 3 1, C4<0000>;
P_0x7fe298002740 .param/l "sequence0_status1" 0 3 2, C4<0001>;
P_0x7fe298002780 .param/l "sequence0_status2" 0 3 3, C4<0010>;
P_0x7fe2980027c0 .param/l "sequence0_status3" 0 3 4, C4<0011>;
P_0x7fe298002800 .param/l "sequence0_status4" 0 3 5, C4<0100>;
P_0x7fe298002840 .param/l "sequence1_status0" 0 3 6, C4<0101>;
P_0x7fe298002880 .param/l "sequence1_status1" 0 3 7, C4<0110>;
P_0x7fe2980028c0 .param/l "sequence1_status2" 0 3 8, C4<0111>;
P_0x7fe298002900 .param/l "sequence1_status3" 0 3 9, C4<1000>;
P_0x7fe298002940 .param/l "sequence1_status4" 0 3 10, C4<1001>;
P_0x7fe298002980 .param/l "sequence2_status0" 0 3 11, C4<1010>;
P_0x7fe2980029c0 .param/l "sequence2_status1" 0 3 12, C4<1011>;
P_0x7fe298002a00 .param/l "sequence2_status2" 0 3 13, C4<1100>;
P_0x7fe298002a40 .param/l "sequence2_status3" 0 3 14, C4<1101>;
P_0x7fe298002a80 .param/l "sequence2_status4" 0 3 15, C4<1110>;
P_0x7fe298002ac0 .param/l "sequence3_status0" 0 3 20, C4<1111>;
L_0x7fe297600730 .functor AND 1, L_0x7fe297600030, L_0x7fe2976005e0, C4<1>, C4<1>;
L_0x7fe297600a20 .functor AND 1, L_0x7fe297600820, L_0x7fe297600940, C4<1>, C4<1>;
L_0x7fe297600b10 .functor OR 1, L_0x7fe297600730, L_0x7fe297600a20, C4<0>, C4<0>;
L_0x7fe297601230 .functor AND 1, L_0x7fe297600c00, L_0x7fe297601190, C4<1>, C4<1>;
L_0x7fe297601320 .functor OR 1, L_0x7fe297600b10, L_0x7fe297601230, C4<0>, C4<0>;
v0x7fe29750ac20_0 .net "DATA_IN", 3 0, v0x7fe297536bf0_0;  1 drivers
v0x7fe2975350f0_0 .net "DATA_OUT", 3 0, L_0x7fe297601450;  alias, 1 drivers
v0x7fe2975351a0_0 .net "IN_VALID", 0 0, v0x7fe297536d10_0;  1 drivers
v0x7fe297535250_0 .net "MODE", 1 0, v0x7fe297536da0_0;  1 drivers
v0x7fe297535300_0 .net "OUT_VALID", 0 0, L_0x7fe297601320;  alias, 1 drivers
v0x7fe2975353e0_0 .net "RST_B", 0 0, v0x7fe297536f00_0;  1 drivers
v0x7fe297535480_0 .net "SYSCLK", 0 0, v0x7fe297536fb0_0;  1 drivers
L_0x1096e3008 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x7fe297535520_0 .net/2u *"_s0", 4 0, L_0x1096e3008;  1 drivers
L_0x1096e3098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2975355d0_0 .net *"_s11", 27 0, L_0x1096e3098;  1 drivers
L_0x1096e30e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe2975356e0_0 .net/2u *"_s12", 31 0, L_0x1096e30e0;  1 drivers
v0x7fe297535790_0 .net *"_s14", 31 0, L_0x7fe297600480;  1 drivers
v0x7fe297535840_0 .net *"_s16", 0 0, L_0x7fe2976005e0;  1 drivers
v0x7fe2975358e0_0 .net *"_s18", 0 0, L_0x7fe297600730;  1 drivers
v0x7fe297535980_0 .net *"_s2", 0 0, L_0x7fe297600030;  1 drivers
L_0x1096e3128 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x7fe297535a20_0 .net/2u *"_s20", 4 0, L_0x1096e3128;  1 drivers
v0x7fe297535ad0_0 .net *"_s22", 0 0, L_0x7fe297600820;  1 drivers
v0x7fe297535b70_0 .net *"_s24", 0 0, L_0x7fe297600940;  1 drivers
v0x7fe297535d00_0 .net *"_s26", 0 0, L_0x7fe297600a20;  1 drivers
v0x7fe297535d90_0 .net *"_s28", 0 0, L_0x7fe297600b10;  1 drivers
L_0x1096e3170 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x7fe297535e20_0 .net/2u *"_s30", 4 0, L_0x1096e3170;  1 drivers
v0x7fe297535ec0_0 .net *"_s32", 0 0, L_0x7fe297600c00;  1 drivers
v0x7fe297535f60_0 .net *"_s34", 31 0, L_0x7fe297600ce0;  1 drivers
L_0x1096e31b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe297536010_0 .net *"_s37", 27 0, L_0x1096e31b8;  1 drivers
v0x7fe2975360c0_0 .net *"_s38", 31 0, L_0x7fe297600e90;  1 drivers
v0x7fe297536170_0 .net *"_s4", 31 0, L_0x7fe297600160;  1 drivers
L_0x1096e3200 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe297536220_0 .net *"_s41", 27 0, L_0x1096e3200;  1 drivers
L_0x1096e3248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe2975362d0_0 .net/2u *"_s42", 31 0, L_0x1096e3248;  1 drivers
v0x7fe297536380_0 .net *"_s44", 31 0, L_0x7fe297600ff0;  1 drivers
v0x7fe297536430_0 .net *"_s46", 0 0, L_0x7fe297601190;  1 drivers
v0x7fe2975364d0_0 .net *"_s48", 0 0, L_0x7fe297601230;  1 drivers
L_0x1096e3290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fe297536570_0 .net/2u *"_s52", 3 0, L_0x1096e3290;  1 drivers
L_0x1096e3050 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe297536620_0 .net *"_s7", 27 0, L_0x1096e3050;  1 drivers
v0x7fe2975366d0_0 .net *"_s8", 31 0, L_0x7fe2976002f0;  1 drivers
v0x7fe297535c20_0 .var "current_number", 3 0;
v0x7fe297536960_0 .var "current_status", 4 0;
v0x7fe2975369f0_0 .var "last_number", 3 0;
v0x7fe297536a90_0 .var "next_status", 4 0;
E_0x7fe29750a5a0/0 .event negedge, v0x7fe2975353e0_0;
E_0x7fe29750a5a0/1 .event posedge, v0x7fe297535480_0;
E_0x7fe29750a5a0 .event/or E_0x7fe29750a5a0/0, E_0x7fe29750a5a0/1;
L_0x7fe297600030 .cmp/eq 5, v0x7fe297536a90_0, L_0x1096e3008;
L_0x7fe297600160 .concat [ 4 28 0 0], v0x7fe297536bf0_0, L_0x1096e3050;
L_0x7fe2976002f0 .concat [ 4 28 0 0], v0x7fe2975369f0_0, L_0x1096e3098;
L_0x7fe297600480 .arith/sub 32, L_0x7fe2976002f0, L_0x1096e30e0;
L_0x7fe2976005e0 .cmp/eq 32, L_0x7fe297600160, L_0x7fe297600480;
L_0x7fe297600820 .cmp/eq 5, v0x7fe297536a90_0, L_0x1096e3128;
L_0x7fe297600940 .cmp/eq 4, v0x7fe297536bf0_0, v0x7fe2975369f0_0;
L_0x7fe297600c00 .cmp/eq 5, v0x7fe297536a90_0, L_0x1096e3170;
L_0x7fe297600ce0 .concat [ 4 28 0 0], v0x7fe297536bf0_0, L_0x1096e31b8;
L_0x7fe297600e90 .concat [ 4 28 0 0], v0x7fe2975369f0_0, L_0x1096e3200;
L_0x7fe297600ff0 .arith/sum 32, L_0x7fe297600e90, L_0x1096e3248;
L_0x7fe297601190 .cmp/eq 32, L_0x7fe297600ce0, L_0x7fe297600ff0;
L_0x7fe297601450 .functor MUXZ 4, L_0x1096e3290, v0x7fe297536bf0_0, L_0x7fe297601320, C4<>;
    .scope S_0x7fe297500070;
T_0 ;
    %wait E_0x7fe29750a5a0;
    %load/vec4 v0x7fe2975353e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe2975369f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe2975351a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fe297535c20_0;
    %assign/vec4 v0x7fe2975369f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe2975369f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe297500070;
T_1 ;
    %wait E_0x7fe29750a5a0;
    %load/vec4 v0x7fe2975353e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe297535c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe2975351a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe29750ac20_0;
    %assign/vec4 v0x7fe297535c20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe297535c20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe297500070;
T_2 ;
    %wait E_0x7fe29750a5a0;
    %load/vec4 v0x7fe2975353e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe297536960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe297536a90_0;
    %assign/vec4 v0x7fe297536960_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe297500070;
T_3 ;
    %wait E_0x7fe29750a5a0;
    %load/vec4 v0x7fe2975353e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe297535250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fe297536960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x7fe297535c20_0;
    %pad/u 32;
    %load/vec4 v0x7fe2975369f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 2, 0, 5;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x7fe297535c20_0;
    %pad/u 32;
    %load/vec4 v0x7fe2975369f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fe297536a90_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.23;
T_3.19 ;
    %load/vec4 v0x7fe297535c20_0;
    %pad/u 32;
    %load/vec4 v0x7fe2975369f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.24, 8;
    %pushi/vec4 7, 0, 5;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %pushi/vec4 6, 0, 5;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.23;
T_3.20 ;
    %load/vec4 v0x7fe297535c20_0;
    %pad/u 32;
    %load/vec4 v0x7fe2975369f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %pushi/vec4 7, 0, 5;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fe297536960_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.33;
T_3.29 ;
    %load/vec4 v0x7fe297535c20_0;
    %load/vec4 v0x7fe2975369f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 11, 0, 5;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.33;
T_3.30 ;
    %load/vec4 v0x7fe297535c20_0;
    %load/vec4 v0x7fe2975369f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.36, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fe297536a90_0, 0, 5;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe297536a90_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe29751d410;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536fb0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fe297536fb0_0;
    %inv;
    %store/vec4 v0x7fe297536fb0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fe29751d410;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536f00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536f00_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536f00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fe29751d410;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 65000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe297536d10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fe29751d410;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 125000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 60000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 60000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %delay 40000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe297536da0_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x7fe29751d410;
T_8 ;
    %delay 1000000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fe29751d410;
T_9 ;
    %vpi_call 2 69 "$monitor", "At time %t, mode = %d, DATA_IN = %d, OUT_VALID = %d", $time, v0x7fe297536da0_0, v0x7fe297536bf0_0, v0x7fe297536e30_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fe29751d410;
T_10 ;
    %vpi_call 2 73 "$dumpfile", "SEQ_DETECTOR_fjl_test.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe297500070 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fe29751d410;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 15000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe297536bf0_0, 0, 4;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SEQ_DETECTOR_fjl_tb.v";
    "././parameters.v";
    "SEQ_DETECTOR_fjl.v";
