xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,FMDEF: The default file type mapping of .sv is being overwritten.
TOOL:	xrun(64)	20.09-s001: Started on May 18, 2025 at 10:45:16 EDT
xrun
	-gui
	+xm64bit
	-sv
	03_synth/synth_wrapper_gate.v
	01_tb/testbench.v
	-vlogext .sv
	-f 02_sim/flist.f
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111oi_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2111o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a211o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21boi_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21boi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21boi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21boi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21bo_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21bo_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21bo_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a21o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a221o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a222oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a22o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a2bb2o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a311o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a31o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a32o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41oi_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41oi_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41oi_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41o_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41o_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__a41o_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4bb_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4bb_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4bb_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__and4_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__bufbuf_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__bufbuf_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__bufinv_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__bufinv_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_12.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_6.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__buf_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkbuf_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkbuf_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkbuf_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkbuf_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkbuf_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s15_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s15_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s18_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s18_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s25_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s25_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s50_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkdlybuf4s50_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinvlp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinvlp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinv_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinv_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinv_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinv_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__clkinv_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__conb_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__decap_12.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__decap_3.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__decap_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__decap_6.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__decap_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfbbn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfbbn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfbbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrtn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfrtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfsbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfsbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfstp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfstp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfstp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfxbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfxbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfxtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfxtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dfxtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__diode_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlclkp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlclkp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlclkp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrbn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrbn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtn_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlrtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxbn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxbn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxtn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxtn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxtn_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlxtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlygate4sd1_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlygate4sd2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlygate4sd3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlymetal6s2s_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlymetal6s4s_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__dlymetal6s6s_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ebufn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ebufn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ebufn_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ebufn_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__edfxbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__edfxtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvn_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvn_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvn_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__einvp_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fahcin_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fahcon_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fah_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fa_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fa_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fa_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fill_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fill_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fill_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__fill_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ha_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ha_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__ha_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_12.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_6.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__inv_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_bleeder_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkbufkapwr_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkbufkapwr_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkbufkapwr_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkbufkapwr_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkbufkapwr_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkinvkapwr_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkinvkapwr_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkinvkapwr_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkinvkapwr_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_clkinvkapwr_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_decapkapwr_12.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_decapkapwr_3.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_decapkapwr_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_decapkapwr_6.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_decapkapwr_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_inputiso0n_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_inputiso0p_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_inputiso1n_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_inputiso1p_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_inputisolatch_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrc_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrc_16.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrc_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrc_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_isobufsrc_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__macro_sparecell.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__maj3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__maj3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__maj3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2i_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2i_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2i_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux2_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux4_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux4_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__mux4_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand2_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4bb_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4bb_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4bb_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nand4_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor2_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4bb_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4bb_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4bb_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__nor4_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2111a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o211a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ai_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21bai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21bai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21bai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ba_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ba_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o21ba_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o221a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o22a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o2bb2a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311ai_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o311a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o31a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o32a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41ai_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41ai_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41ai_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41a_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41a_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__o41a_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2_0.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4bb_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4bb_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4bb_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4b_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4b_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4b_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__or4_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__probec_p_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__probe_p_8.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfbbn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfbbn_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfbbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrtn_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfrtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfsbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfsbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfstp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfstp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfstp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfxbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfxbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfxtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfxtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdfxtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdlclkp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdlclkp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sdlclkp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sedfxbp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sedfxbp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sedfxtp_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sedfxtp_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__sedfxtp_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__tapvgnd2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__tapvgnd_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__tapvpwrvgnd_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__tap_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__tap_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xnor3_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor2_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor2_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor2_4.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor3_1.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor3_2.timing.v
		-v 02_sim/cells_timing/gates/sky130_fd_sc_hd__xor3_4.timing.v
		-v 02_sim/models/udp_dff_nsr/sky130_fd_sc_hd__udp_dff_nsr.v
		-v 02_sim/models/udp_dff_nsr_pp_pg_n/sky130_fd_sc_hd__udp_dff_nsr_pp_pg_n.v
		-v 02_sim/models/udp_dff_p/sky130_fd_sc_hd__udp_dff_p.v
		-v 02_sim/models/udp_dff_pr/sky130_fd_sc_hd__udp_dff_pr.v
		-v 02_sim/models/udp_dff_pr_pp_pg_n/sky130_fd_sc_hd__udp_dff_pr_pp_pg_n.v
		-v 02_sim/models/udp_dff_ps/sky130_fd_sc_hd__udp_dff_ps.v
		-v 02_sim/models/udp_dff_ps_pp_pg_n/sky130_fd_sc_hd__udp_dff_ps_pp_pg_n.v
		-v 02_sim/models/udp_dff_p_pp_pg_n/sky130_fd_sc_hd__udp_dff_p_pp_pg_n.v
		-v 02_sim/models/udp_dlatch_lp/sky130_fd_sc_hd__udp_dlatch_lp.v
		-v 02_sim/models/udp_dlatch_lp_pp_pg_n/sky130_fd_sc_hd__udp_dlatch_lp_pp_pg_n.v
		-v 02_sim/models/udp_dlatch_p/sky130_fd_sc_hd__udp_dlatch_p.v
		-v 02_sim/models/udp_dlatch_pr/sky130_fd_sc_hd__udp_dlatch_pr.v
		-v 02_sim/models/udp_dlatch_pr_pp_pg_n/sky130_fd_sc_hd__udp_dlatch_pr_pp_pg_n.v
		-v 02_sim/models/udp_dlatch_p_pp_pg_n/sky130_fd_sc_hd__udp_dlatch_p_pp_pg_n.v
		-v 02_sim/models/udp_mux_2to1/sky130_fd_sc_hd__udp_mux_2to1.v
		-v 02_sim/models/udp_mux_2to1_n/sky130_fd_sc_hd__udp_mux_2to1_n.v
		-v 02_sim/models/udp_mux_4to2/sky130_fd_sc_hd__udp_mux_4to2.v
		-v 02_sim/models/udp_pwrgood_l_pp_g/sky130_fd_sc_hd__udp_pwrgood_l_pp_g.v
		-v 02_sim/models/udp_pwrgood_l_pp_pg/sky130_fd_sc_hd__udp_pwrgood_l_pp_pg.v
		-v 02_sim/models/udp_pwrgood_l_pp_pg_s/sky130_fd_sc_hd__udp_pwrgood_l_pp_pg_s.v
		-v 02_sim/models/udp_pwrgood_pp_g/sky130_fd_sc_hd__udp_pwrgood_pp_g.v
		-v 02_sim/models/udp_pwrgood_pp_p/sky130_fd_sc_hd__udp_pwrgood_pp_p.v
		-v 02_sim/models/udp_pwrgood_pp_pg/sky130_fd_sc_hd__udp_pwrgood_pp_pg.v
		-v 02_sim/sram_models/sky130_sram_1kbyte_1r1w_8x1024_8.v
	-delay_mode punit
	-timescale 1ns/10ps
	+access+rcw
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm alu_tb.alu_dut.a alu_tb.alu_dut.a_reg alu_tb.alu_dut.b alu_tb.alu_dut.b_reg alu_tb.alu_dut.carry alu_tb.alu_dut.carry_reg_48 alu_tb.alu_dut.clk alu_tb.alu_dut.op alu_tb.alu_dut.op_reg alu_tb.alu_dut.result alu_tb.alu_dut.@{\result_reg[0]_36 } alu_tb.alu_dut.@{\result_reg[1]_37 } alu_tb.alu_dut.@{\result_reg[2]_38 } alu_tb.alu_dut.@{\result_reg[3]_39 } alu_tb.alu_dut.rst_n
Created probe 1
xcelium> run
xmsim: *W,SHMOFU: $shm_open - file waves.shm already in use (SHM database).
            File: ./01_tb/testbench.v, line = 26, pos = 14
           Scope: alu_tb
            Time: 0 FS + 0

xmsim: *W,SHMNOSO: $shm_probe - SHM file not opened with $shm_open.
            File: ./01_tb/testbench.v, line = 27, pos = 15
           Scope: alu_tb
            Time: 0 FS + 0


Starting ALU operations testbench...

OP_ADD 000: 0100 + 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1001 + 0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1101 + 1101 = 1010 (ALU: 1010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0101 + 0010 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0001 + 1101 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 1101 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1100 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 0110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 0111 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0010 + 1111 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1100 + 1101 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 0101 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0011 + 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0000 + 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1010 + 1101 = 0111 (ALU: 0111, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 0011 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1101 + 0011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0101 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1111 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0011 + 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1010 + 1100 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0001 + 1000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1000 + 1001 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0110 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1110 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1100 + 1010 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0001 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 1111 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 1010 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1110 + 0101 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0001 + 1001 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0010 + 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1111 + 1111 = 1110 (ALU: 1110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1111 + 1100 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 1001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 0001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 1100 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 1101 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1111 + 0011 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0101 + 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1011 + 1001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1111 + 1010 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1110 + 1100 = 1010 (ALU: 1010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1010 + 0110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0011 + 0011 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1111 + 0011 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1111 + 0100 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0111 + 1011 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1010 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 1101 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1010 + 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 1111 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 0100 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0000 + 1010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1011 + 1110 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1100 + 1010 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 0011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1110 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0111 + 1010 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1000 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1001 + 1000 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0100 + 0011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0100 + 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1011 + 1101 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 1101 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1010 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 0101 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 0100 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 1001 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0100 + 1000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1000 + 1101 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0111 + 1110 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 1100 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1100 + 0110 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1010 + 1101 = 0111 (ALU: 0111, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0011 + 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1110 + 1010 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0101 + 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1001 + 0111 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 0110 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1101 + 1100 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1000 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1110 + 1011 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1111 + 1001 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1010 + 0001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 0001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 0101 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1001 - 0001 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 0011 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1100 - 1010 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1110 - 1000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1001 - 0001 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1110 - 0110 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 1010 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1110 - 1000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1001 - 1000 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 0011 = 0111 (ALU: 0111, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1011 - 0111 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0100 - 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0010 - 0100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1111 - 0110 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 0010 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0010 - 1101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0100 - 0100 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 1001 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0001 - 1110 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 1011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 1001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0101 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 1011 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 1110 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 0010 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 1101 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 0010 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1110 - 1101 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1100 - 1000 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0001 - 0110 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0001 - 1011 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1000 - 0011 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0010 - 0100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0011 - 1000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0010 - 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 0101 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0001 - 1011 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0001 - 1000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0111 - 0001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 0100 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 0110 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 0010 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0001 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 0101 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 0111 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 0111 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0111 - 1001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 1011 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 0001 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0001 - 1010 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1010 - 0101 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0011 - 1100 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0010 - 1110 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1000 - 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 0000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 0000 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 0110 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 0000 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0000 - 1100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1010 - 0010 = 1000 (ALU: 1000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 0001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 0011 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1001 - 0110 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 0001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 1010 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 1100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1100 - 0001 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1011 - 0110 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 1110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1100 - 0101 = 0111 (ALU: 0111, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0000 - 0000 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0010 - 0100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1101 - 1101 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1011 - 1001 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1110 - 1101 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1011 - 1111 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0011 - 0011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 0001 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0000 - 1101 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0010 - 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1101 - 0010 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1100 - 0000 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0100 - 1010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1100 - 0000 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 1011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 0101 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0010 - 0010 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1001 - 0100 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 1011 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 0111 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0111 & 1010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0111 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0011 & 1010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 0111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0110 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1111 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0111 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0111 & 0101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0111 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 0101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 0111 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 1110 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 1111 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0011 & 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0111 & 1001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1111 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 1101 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1100 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0011 & 1001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 0011 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1110 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0101 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1110 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0000 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 0101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1101 & 0100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1100 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1110 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 0110 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0111 & 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0111 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 1110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 1010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1111 | 1000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1110 | 0011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 0011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1111 | 1011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 0100 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 0110 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0110 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 0000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1110 | 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0001 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 1100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 0001 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1111 | 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 0110 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0001 | 0111 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1110 | 0001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 1000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 1010 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0111 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 1110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 0110 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 0011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 1010 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 0100 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 1110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 1000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0001 | 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 0100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0000 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1100 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1111 | 0011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 0010 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1110 | 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 1011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 0100 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 0100 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0001 | 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 1101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 0001 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0101 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 0011 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 1001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 0100 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 1110 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 0000 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 1111 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 0111 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 1100 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1111 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 1001 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 1110 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 0011 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 1011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0010 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 0001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 1111 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 0000 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1110 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0111 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 1001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 0111 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 0110 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 1010 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0000 ^ 1110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 1011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 1101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 1100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1011 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1111 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0010 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0111 ^ 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1010 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1101 ^ 1111 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0010 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0111 ^ 1110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 0010 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1010 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 1110 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1011 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 1110 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 1100 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1011 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 0111 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 0001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 1010 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1010 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 1100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 1101 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1111 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0111 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1110 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1101 ^ 0110 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 0101 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 1100 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0100 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 1101 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0000 ^ 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 0100 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0000 ^ 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0111 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0111 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0001 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 0001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 0000 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 0001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 0000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 0010 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 0001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0110 >> 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 0010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 0001 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 0010 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 0010 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 0010 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 0010 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 0001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1010 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS

Test Summary:
Total test cases: 800
Passed: 800
Failed: 0
Pass rate: 100.00%

Simulation complete via $finish(1) at time 32020 NS + 0
./01_tb/testbench.v:213         #10 $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on May 18, 2025 at 10:47:17 EDT  (total: 00:02:01)
