<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UARTCC32XX.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_d00a13a3f3c9aa779eedeefe7c040c32.html">tidrivers_cc32xx_3_40_00_17</a></li><li class="navelem"><a class="el" href="dir_222cd6cfe381b4470741fc36956f5b60.html">source</a></li><li class="navelem"><a class="el" href="dir_adfa0084e4d45dd4f260a5e0dfedfe74.html">ti</a></li><li class="navelem"><a class="el" href="dir_a06157f3ebd3e65382e4ae872662d306.html">drivers</a></li><li class="navelem"><a class="el" href="dir_2cc08d6a20232c654b49a48659d83b21.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UARTCC32XX.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART driver implementation for a CC32XX UART controller. </p>
<p>============================================================================</p>
<p>The UART header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_8h.html">ti/drivers/UART.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_c_c32_x_x_8h.html">ti/drivers/uart/UARTCC32XX.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_u_a_r_t_8h.html">UART.h</a> for a complete description of APIs &amp; example of use.</p>
<h1>Stack requirements</h1>
<p>The UARTCC32XX driver is (ring) buffered driver, and stores data it may have already received in a user-supplied background buffer. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html" title="UARTCC32XX Hardware attributes. ">UARTCC32XX_HWAttrsV1</a></dd></dl>
<p>While permitted, it is STRONGLY suggested to avoid implementations where you call <a class="el" href="_u_a_r_t_8h.html#a15d77f489566ff9f7c9c28d25e9a0135" title="Function that reads data from a UART with interrupt enabled. ">UART_read()</a> within its own callback function (when in UART_MODE_CALLBACK). Doing so, will require additional (task and system) stack for each nested <a class="el" href="_u_a_r_t_8h.html#a15d77f489566ff9f7c9c28d25e9a0135" title="Function that reads data from a UART with interrupt enabled. ">UART_read()</a> call.</p>
<table class="doxtable">
<tr>
<th>Tool chain </th><th>Number of bytes per nested <a class="el" href="_u_a_r_t_8h.html#a15d77f489566ff9f7c9c28d25e9a0135" title="Function that reads data from a UART with interrupt enabled. ">UART_read()</a> call  </th></tr>
<tr>
<td>GNU </td><td>96 bytes + callback function stack requirements </td></tr>
<tr>
<td>IAR </td><td>40 bytes + callback function stack requirements </td></tr>
<tr>
<td>TI </td><td>80 bytes + callback function stack requirements </td></tr>
</table>
<p>It is important to note a potential worst case scenario: A full ring buffer with data; say 32 bytes The callback function calls <a class="el" href="_u_a_r_t_8h.html#a15d77f489566ff9f7c9c28d25e9a0135" title="Function that reads data from a UART with interrupt enabled. ">UART_read()</a> with a size of 1 (byte) No other variables are allocated in the callback function No other function calls are made in the callback function</p>
<p>As a result, you need an additional task and system stack of: 32 bytes * (80 bytes for TI + 0 bytes by the callback function) = 2.5kB</p>
<h1>Device Specific Pin Mode Macros</h1>
<p>This header file contains pin mode definitions used to specify the UART TX and RX pin assignment in the <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html" title="UARTCC32XX Hardware attributes. ">UARTCC32XX_HWAttrsV1</a> structure. Please refer to the CC32XX Techincal Reference Manual for details on pin multiplexing.</p>
<h1>Flow Control</h1>
<p>To enable Flow Control, the RTS and CTS pins must be assigned in the <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html" title="UARTCC32XX Hardware attributes. ">UARTCC32XX_HWAttrsV1</a>. </p><hr/>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/ClockP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_8h_source.html">ti/drivers/Power.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_c_c32_x_x_8h_source.html">ti/drivers/power/PowerCC32XX.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_a_r_t_8h_source.html">ti/drivers/UART.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_ring_buf_8h_source.html">ti/drivers/utils/RingBuf.h</a>&gt;</code><br />
</div>
<p><a href="_u_a_r_t_c_c32_x_x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_c_c32_x_x___fxn_set.html">UARTCC32XX_FxnSet</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complement set of read functions to be used by the UART ISR and UARTCC32XX_read(). Internal use only.  <a href="struct_u_a_r_t_c_c32_x_x___fxn_set.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html">UARTCC32XX_HWAttrsV1</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XX Hardware attributes.  <a href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XX Object.  <a href="struct_u_a_r_t_c_c32_x_x___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad2d16f34c68354985bafe93d434bb576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ad2d16f34c68354985bafe93d434bb576">UARTCC32XX_PIN_UNASSIGNED</a>&#160;&#160;&#160;0xFFF</td></tr>
<tr class="memdesc:ad2d16f34c68354985bafe93d434bb576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not being used.  <a href="#ad2d16f34c68354985bafe93d434bb576">More...</a><br /></td></tr>
<tr class="separator:ad2d16f34c68354985bafe93d434bb576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d08a03600bdf352495033794e6f9a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a3d08a03600bdf352495033794e6f9a8f">UARTCC32XX_PIN_01_UART1_TX</a>&#160;&#160;&#160;0x700</td></tr>
<tr class="separator:a3d08a03600bdf352495033794e6f9a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53e345c8e7e9e0034c2e6a4952c8c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#af53e345c8e7e9e0034c2e6a4952c8c2c">UARTCC32XX_PIN_02_UART1_RX</a>&#160;&#160;&#160;0x701</td></tr>
<tr class="separator:af53e345c8e7e9e0034c2e6a4952c8c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869b92de3fcaf9ede686955b20c903f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ab869b92de3fcaf9ede686955b20c903f">UARTCC32XX_PIN_03_UART0_TX</a>&#160;&#160;&#160;0x702</td></tr>
<tr class="separator:ab869b92de3fcaf9ede686955b20c903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eff15eca9516f0b65eba31dde3b14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a9eff15eca9516f0b65eba31dde3b14b5">UARTCC32XX_PIN_04_UART0_RX</a>&#160;&#160;&#160;0x703</td></tr>
<tr class="separator:a9eff15eca9516f0b65eba31dde3b14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad347ed447b173cbb3a98d2810c0eda12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ad347ed447b173cbb3a98d2810c0eda12">UARTCC32XX_PIN_07_UART1_TX</a>&#160;&#160;&#160;0x506</td></tr>
<tr class="separator:ad347ed447b173cbb3a98d2810c0eda12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed6f19ff8ef194e58246b2054194743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a7ed6f19ff8ef194e58246b2054194743">UARTCC32XX_PIN_08_UART1_RX</a>&#160;&#160;&#160;0x507</td></tr>
<tr class="separator:a7ed6f19ff8ef194e58246b2054194743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389c6f57c4b3d050e83b5c79997bb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a389c6f57c4b3d050e83b5c79997bb250">UARTCC32XX_PIN_16_UART1_TX</a>&#160;&#160;&#160;0x20F</td></tr>
<tr class="separator:a389c6f57c4b3d050e83b5c79997bb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7493a3bfc427b795d1e40008b11ae768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a7493a3bfc427b795d1e40008b11ae768">UARTCC32XX_PIN_17_UART1_RX</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="separator:a7493a3bfc427b795d1e40008b11ae768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb19dc67d89821d2f856516c673fa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#aeb19dc67d89821d2f856516c673fa85c">UARTCC32XX_PIN_45_UART0_RX</a>&#160;&#160;&#160;0x92C</td></tr>
<tr class="separator:aeb19dc67d89821d2f856516c673fa85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832fcae6fc93c5abaea27ff5cf328017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a832fcae6fc93c5abaea27ff5cf328017">UARTCC32XX_PIN_45_UART1_RX</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="separator:a832fcae6fc93c5abaea27ff5cf328017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d724a5c4b42df62a6ed007da3c85719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a8d724a5c4b42df62a6ed007da3c85719">UARTCC32XX_PIN_53_UART0_TX</a>&#160;&#160;&#160;0x934</td></tr>
<tr class="separator:a8d724a5c4b42df62a6ed007da3c85719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d7406f31b77a54b4c48a127a40a2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ab7d7406f31b77a54b4c48a127a40a2a6">UARTCC32XX_PIN_55_UART0_TX</a>&#160;&#160;&#160;0x336</td></tr>
<tr class="separator:ab7d7406f31b77a54b4c48a127a40a2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b22c5d67269324336c335de10a8b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a82b22c5d67269324336c335de10a8b3b">UARTCC32XX_PIN_55_UART1_TX</a>&#160;&#160;&#160;0x636</td></tr>
<tr class="separator:a82b22c5d67269324336c335de10a8b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3c6b6388c86da6e9f36c13b70358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a3b3c6b6388c86da6e9f36c13b70358d1">UARTCC32XX_PIN_57_UART0_RX</a>&#160;&#160;&#160;0x338</td></tr>
<tr class="separator:a3b3c6b6388c86da6e9f36c13b70358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1552438ae79870bc273753c2465398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#abe1552438ae79870bc273753c2465398">UARTCC32XX_PIN_57_UART1_RX</a>&#160;&#160;&#160;0x638</td></tr>
<tr class="separator:abe1552438ae79870bc273753c2465398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33b51e0a36e5a7fb666ff237116eca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#af33b51e0a36e5a7fb666ff237116eca6">UARTCC32XX_PIN_58_UART1_TX</a>&#160;&#160;&#160;0x639</td></tr>
<tr class="separator:af33b51e0a36e5a7fb666ff237116eca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23796579b293a3000cd68aaafb4171de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a23796579b293a3000cd68aaafb4171de">UARTCC32XX_PIN_59_UART1_RX</a>&#160;&#160;&#160;0x63A</td></tr>
<tr class="separator:a23796579b293a3000cd68aaafb4171de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00dfaee2a6cc3d0fc423cfe8f391cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ab00dfaee2a6cc3d0fc423cfe8f391cb1">UARTCC32XX_PIN_62_UART0_TX</a>&#160;&#160;&#160;0xB3D</td></tr>
<tr class="separator:ab00dfaee2a6cc3d0fc423cfe8f391cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d939044e5608ec9ba3aee090cbddc96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a1d939044e5608ec9ba3aee090cbddc96">UARTCC32XX_PIN_50_UART0_CTS</a>&#160;&#160;&#160;0xC31</td></tr>
<tr class="separator:a1d939044e5608ec9ba3aee090cbddc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9280a87ac4d52521e65090a2f4354ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a9280a87ac4d52521e65090a2f4354ec2">UARTCC32XX_PIN_50_UART0_RTS</a>&#160;&#160;&#160;0x331</td></tr>
<tr class="separator:a9280a87ac4d52521e65090a2f4354ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5cf2586917d02fae929a24d09c2513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#aaf5cf2586917d02fae929a24d09c2513">UARTCC32XX_PIN_50_UART1_RTS</a>&#160;&#160;&#160;0xA31</td></tr>
<tr class="separator:aaf5cf2586917d02fae929a24d09c2513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e76751bd6a5d5e0f3f73672b213b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ad6e76751bd6a5d5e0f3f73672b213b81">UARTCC32XX_PIN_52_UART0_RTS</a>&#160;&#160;&#160;0x633</td></tr>
<tr class="separator:ad6e76751bd6a5d5e0f3f73672b213b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeb525d13810402e4c37caf11e0ce51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#aaaeb525d13810402e4c37caf11e0ce51">UARTCC32XX_PIN_61_UART0_RTS</a>&#160;&#160;&#160;0x53C</td></tr>
<tr class="separator:aaaeb525d13810402e4c37caf11e0ce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff0743281a7883e8641f6565e41029d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#aeff0743281a7883e8641f6565e41029d">UARTCC32XX_PIN_61_UART0_CTS</a>&#160;&#160;&#160;0x63C</td></tr>
<tr class="separator:aeff0743281a7883e8641f6565e41029d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9d4689cf76025f8b2154ec478ce04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ade9d4689cf76025f8b2154ec478ce04d">UARTCC32XX_PIN_61_UART1_CTS</a>&#160;&#160;&#160;0x33C</td></tr>
<tr class="separator:ade9d4689cf76025f8b2154ec478ce04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db17df88d9c3f2d75d6fa1f7d3bcbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a3db17df88d9c3f2d75d6fa1f7d3bcbfa">UARTCC32XX_PIN_62_UART0_RTS</a>&#160;&#160;&#160;0xA3D</td></tr>
<tr class="separator:a3db17df88d9c3f2d75d6fa1f7d3bcbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade98da8f1dbde4e9858eec1172a0af38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ade98da8f1dbde4e9858eec1172a0af38">UARTCC32XX_PIN_62_UART1_RTS</a>&#160;&#160;&#160;0x33D</td></tr>
<tr class="separator:ade98da8f1dbde4e9858eec1172a0af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1d4ef7c6518e4dded4210a6567952a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#add1d4ef7c6518e4dded4210a6567952a">UARTCC32XX_FLOWCTRL_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:add1d4ef7c6518e4dded4210a6567952a"><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware flow control.  <a href="#add1d4ef7c6518e4dded4210a6567952a">More...</a><br /></td></tr>
<tr class="separator:add1d4ef7c6518e4dded4210a6567952a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73edb03b5d36290930cee401230dfea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a73edb03b5d36290930cee401230dfea7">UARTCC32XX_FLOWCTRL_HARDWARE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a73edb03b5d36290930cee401230dfea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control.  <a href="#a73edb03b5d36290930cee401230dfea7">More...</a><br /></td></tr>
<tr class="separator:a73edb03b5d36290930cee401230dfea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c3c7e9cdb00e0a717a4f326490e3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#ga38c3c7e9cdb00e0a717a4f326490e3e7">UARTCC32XX_CMD_IS_BUSY</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 0)</td></tr>
<tr class="memdesc:ga38c3c7e9cdb00e0a717a4f326490e3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines whether the UART transmitter is busy or not.  <a href="group___u_a_r_t___c_m_d.html#ga38c3c7e9cdb00e0a717a4f326490e3e7">More...</a><br /></td></tr>
<tr class="separator:ga38c3c7e9cdb00e0a717a4f326490e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87e5a568435493f272b07bdbca9fb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#gab87e5a568435493f272b07bdbca9fb3b">UARTCC32XX_CMD_IS_RX_DATA_AVAILABLE</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 1)</td></tr>
<tr class="memdesc:gab87e5a568435493f272b07bdbca9fb3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines if there are any characters in the receive FIFO.  <a href="group___u_a_r_t___c_m_d.html#gab87e5a568435493f272b07bdbca9fb3b">More...</a><br /></td></tr>
<tr class="separator:gab87e5a568435493f272b07bdbca9fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a5ff3e171620cb3fa6288a56acb433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#ga40a5ff3e171620cb3fa6288a56acb433">UARTCC32XX_CMD_IS_TX_SPACE_AVAILABLE</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 2)</td></tr>
<tr class="memdesc:ga40a5ff3e171620cb3fa6288a56acb433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines if there is any space in the transmit FIFO.  <a href="group___u_a_r_t___c_m_d.html#ga40a5ff3e171620cb3fa6288a56acb433">More...</a><br /></td></tr>
<tr class="separator:ga40a5ff3e171620cb3fa6288a56acb433"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a898afbec06113f5a1b84dc987e84b0dd"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___fxn_set.html">UARTCC32XX_FxnSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a898afbec06113f5a1b84dc987e84b0dd">UARTCC32XX_FxnSet</a></td></tr>
<tr class="memdesc:a898afbec06113f5a1b84dc987e84b0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complement set of read functions to be used by the UART ISR and UARTCC32XX_read(). Internal use only.  <a href="#a898afbec06113f5a1b84dc987e84b0dd">More...</a><br /></td></tr>
<tr class="separator:a898afbec06113f5a1b84dc987e84b0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6bb8cf2b70e351277acd6180cab586"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#acb6bb8cf2b70e351277acd6180cab586">UARTCC32XX_ErrorCallback</a>) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td></tr>
<tr class="memdesc:acb6bb8cf2b70e351277acd6180cab586"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs.  <a href="#acb6bb8cf2b70e351277acd6180cab586">More...</a><br /></td></tr>
<tr class="separator:acb6bb8cf2b70e351277acd6180cab586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697bd9e883c28996c9a1d5b220b8db0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html">UARTCC32XX_HWAttrsV1</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a697bd9e883c28996c9a1d5b220b8db0b">UARTCC32XX_HWAttrsV1</a></td></tr>
<tr class="memdesc:a697bd9e883c28996c9a1d5b220b8db0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XX Hardware attributes.  <a href="#a697bd9e883c28996c9a1d5b220b8db0b">More...</a><br /></td></tr>
<tr class="separator:a697bd9e883c28996c9a1d5b220b8db0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1245c22ea8cc5f573e84f359d969a2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a7a1245c22ea8cc5f573e84f359d969a2">UARTCC32XX_Object</a></td></tr>
<tr class="memdesc:a7a1245c22ea8cc5f573e84f359d969a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XX Object.  <a href="#a7a1245c22ea8cc5f573e84f359d969a2">More...</a><br /></td></tr>
<tr class="separator:a7a1245c22ea8cc5f573e84f359d969a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0c9c8c94ab1de27db77127ef5956d0"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a9f0c9c8c94ab1de27db77127ef5956d0">UARTCC32XX_Handle</a></td></tr>
<tr class="separator:a9f0c9c8c94ab1de27db77127ef5956d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ab9c2c70723744587cc3708749713851f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="_u_a_r_t_8h.html#ad50e0d914874c8fcbc16b451984a8f5e">UART_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#ab9c2c70723744587cc3708749713851f">UARTCC32XX_fxnTable</a></td></tr>
<tr class="separator:ab9c2c70723744587cc3708749713851f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad2d16f34c68354985bafe93d434bb576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d16f34c68354985bafe93d434bb576">&sect;&nbsp;</a></span>UARTCC32XX_PIN_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_UNASSIGNED&#160;&#160;&#160;0xFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not being used. </p>
<p>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UARTCC32XX_PIN_UNASSIGNED. </p>

</div>
</div>
<a id="a3d08a03600bdf352495033794e6f9a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d08a03600bdf352495033794e6f9a8f">&sect;&nbsp;</a></span>UARTCC32XX_PIN_01_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_01_UART1_TX&#160;&#160;&#160;0x700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 1 is used for UART1 TX </p>

</div>
</div>
<a id="af53e345c8e7e9e0034c2e6a4952c8c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53e345c8e7e9e0034c2e6a4952c8c2c">&sect;&nbsp;</a></span>UARTCC32XX_PIN_02_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_02_UART1_RX&#160;&#160;&#160;0x701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 2 is used for UART1 RX </p>

</div>
</div>
<a id="ab869b92de3fcaf9ede686955b20c903f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab869b92de3fcaf9ede686955b20c903f">&sect;&nbsp;</a></span>UARTCC32XX_PIN_03_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_03_UART0_TX&#160;&#160;&#160;0x702</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 3 is used for UART0 TX </p>

</div>
</div>
<a id="a9eff15eca9516f0b65eba31dde3b14b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eff15eca9516f0b65eba31dde3b14b5">&sect;&nbsp;</a></span>UARTCC32XX_PIN_04_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_04_UART0_RX&#160;&#160;&#160;0x703</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 4 is used for UART0 RX </p>

</div>
</div>
<a id="ad347ed447b173cbb3a98d2810c0eda12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad347ed447b173cbb3a98d2810c0eda12">&sect;&nbsp;</a></span>UARTCC32XX_PIN_07_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_07_UART1_TX&#160;&#160;&#160;0x506</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 7 is used for UART1 TX </p>

</div>
</div>
<a id="a7ed6f19ff8ef194e58246b2054194743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed6f19ff8ef194e58246b2054194743">&sect;&nbsp;</a></span>UARTCC32XX_PIN_08_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_08_UART1_RX&#160;&#160;&#160;0x507</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 8 is used for UART1 RX </p>

</div>
</div>
<a id="a389c6f57c4b3d050e83b5c79997bb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389c6f57c4b3d050e83b5c79997bb250">&sect;&nbsp;</a></span>UARTCC32XX_PIN_16_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_16_UART1_TX&#160;&#160;&#160;0x20F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 16 is used for UART1 TX </p>

</div>
</div>
<a id="a7493a3bfc427b795d1e40008b11ae768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7493a3bfc427b795d1e40008b11ae768">&sect;&nbsp;</a></span>UARTCC32XX_PIN_17_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_17_UART1_RX&#160;&#160;&#160;0x210</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 17 is used for UART1 RX </p>

</div>
</div>
<a id="aeb19dc67d89821d2f856516c673fa85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb19dc67d89821d2f856516c673fa85c">&sect;&nbsp;</a></span>UARTCC32XX_PIN_45_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_45_UART0_RX&#160;&#160;&#160;0x92C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART0 RX </p>

</div>
</div>
<a id="a832fcae6fc93c5abaea27ff5cf328017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832fcae6fc93c5abaea27ff5cf328017">&sect;&nbsp;</a></span>UARTCC32XX_PIN_45_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_45_UART1_RX&#160;&#160;&#160;0x22C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART1 RX </p>

</div>
</div>
<a id="a8d724a5c4b42df62a6ed007da3c85719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d724a5c4b42df62a6ed007da3c85719">&sect;&nbsp;</a></span>UARTCC32XX_PIN_53_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_53_UART0_TX&#160;&#160;&#160;0x934</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 53 is used for UART0 TX </p>

</div>
</div>
<a id="ab7d7406f31b77a54b4c48a127a40a2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d7406f31b77a54b4c48a127a40a2a6">&sect;&nbsp;</a></span>UARTCC32XX_PIN_55_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_55_UART0_TX&#160;&#160;&#160;0x336</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART0 TX </p>

</div>
</div>
<a id="a82b22c5d67269324336c335de10a8b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b22c5d67269324336c335de10a8b3b">&sect;&nbsp;</a></span>UARTCC32XX_PIN_55_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_55_UART1_TX&#160;&#160;&#160;0x636</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART1 TX </p>

</div>
</div>
<a id="a3b3c6b6388c86da6e9f36c13b70358d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3c6b6388c86da6e9f36c13b70358d1">&sect;&nbsp;</a></span>UARTCC32XX_PIN_57_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_57_UART0_RX&#160;&#160;&#160;0x338</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART0 RX </p>

</div>
</div>
<a id="abe1552438ae79870bc273753c2465398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1552438ae79870bc273753c2465398">&sect;&nbsp;</a></span>UARTCC32XX_PIN_57_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_57_UART1_RX&#160;&#160;&#160;0x638</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART1 RX </p>

</div>
</div>
<a id="af33b51e0a36e5a7fb666ff237116eca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33b51e0a36e5a7fb666ff237116eca6">&sect;&nbsp;</a></span>UARTCC32XX_PIN_58_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_58_UART1_TX&#160;&#160;&#160;0x639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 58 is used for UART1 TX </p>

</div>
</div>
<a id="a23796579b293a3000cd68aaafb4171de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23796579b293a3000cd68aaafb4171de">&sect;&nbsp;</a></span>UARTCC32XX_PIN_59_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_59_UART1_RX&#160;&#160;&#160;0x63A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 59 is used for UART1 RX </p>

</div>
</div>
<a id="ab00dfaee2a6cc3d0fc423cfe8f391cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00dfaee2a6cc3d0fc423cfe8f391cb1">&sect;&nbsp;</a></span>UARTCC32XX_PIN_62_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_62_UART0_TX&#160;&#160;&#160;0xB3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 TX </p>

</div>
</div>
<a id="a1d939044e5608ec9ba3aee090cbddc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d939044e5608ec9ba3aee090cbddc96">&sect;&nbsp;</a></span>UARTCC32XX_PIN_50_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_50_UART0_CTS&#160;&#160;&#160;0xC31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 CTS </p>

</div>
</div>
<a id="a9280a87ac4d52521e65090a2f4354ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9280a87ac4d52521e65090a2f4354ec2">&sect;&nbsp;</a></span>UARTCC32XX_PIN_50_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_50_UART0_RTS&#160;&#160;&#160;0x331</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 RTS </p>

</div>
</div>
<a id="aaf5cf2586917d02fae929a24d09c2513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5cf2586917d02fae929a24d09c2513">&sect;&nbsp;</a></span>UARTCC32XX_PIN_50_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_50_UART1_RTS&#160;&#160;&#160;0xA31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART1 RTS </p>

</div>
</div>
<a id="ad6e76751bd6a5d5e0f3f73672b213b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e76751bd6a5d5e0f3f73672b213b81">&sect;&nbsp;</a></span>UARTCC32XX_PIN_52_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_52_UART0_RTS&#160;&#160;&#160;0x633</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 52 is used for UART0 RTS </p>

</div>
</div>
<a id="aaaeb525d13810402e4c37caf11e0ce51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeb525d13810402e4c37caf11e0ce51">&sect;&nbsp;</a></span>UARTCC32XX_PIN_61_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_61_UART0_RTS&#160;&#160;&#160;0x53C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 RTS </p>

</div>
</div>
<a id="aeff0743281a7883e8641f6565e41029d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff0743281a7883e8641f6565e41029d">&sect;&nbsp;</a></span>UARTCC32XX_PIN_61_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_61_UART0_CTS&#160;&#160;&#160;0x63C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 CTS </p>

</div>
</div>
<a id="ade9d4689cf76025f8b2154ec478ce04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade9d4689cf76025f8b2154ec478ce04d">&sect;&nbsp;</a></span>UARTCC32XX_PIN_61_UART1_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_61_UART1_CTS&#160;&#160;&#160;0x33C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART1 CTS </p>

</div>
</div>
<a id="a3db17df88d9c3f2d75d6fa1f7d3bcbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db17df88d9c3f2d75d6fa1f7d3bcbfa">&sect;&nbsp;</a></span>UARTCC32XX_PIN_62_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_62_UART0_RTS&#160;&#160;&#160;0xA3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 RTS </p>

</div>
</div>
<a id="ade98da8f1dbde4e9858eec1172a0af38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade98da8f1dbde4e9858eec1172a0af38">&sect;&nbsp;</a></span>UARTCC32XX_PIN_62_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_PIN_62_UART1_RTS&#160;&#160;&#160;0x33D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART1 RTS </p>

</div>
</div>
<a id="add1d4ef7c6518e4dded4210a6567952a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1d4ef7c6518e4dded4210a6567952a">&sect;&nbsp;</a></span>UARTCC32XX_FLOWCTRL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_FLOWCTRL_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No hardware flow control. </p>

</div>
</div>
<a id="a73edb03b5d36290930cee401230dfea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73edb03b5d36290930cee401230dfea7">&sect;&nbsp;</a></span>UARTCC32XX_FLOWCTRL_HARDWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XX_FLOWCTRL_HARDWARE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a898afbec06113f5a1b84dc987e84b0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898afbec06113f5a1b84dc987e84b0dd">&sect;&nbsp;</a></span>UARTCC32XX_FxnSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___fxn_set.html">UARTCC32XX_FxnSet</a>  <a class="el" href="struct_u_a_r_t_c_c32_x_x___fxn_set.html">UARTCC32XX_FxnSet</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Complement set of read functions to be used by the UART ISR and UARTCC32XX_read(). Internal use only. </p>
<p>These functions are solely intended for the UARTCC32XX driver, and should not be used by the application. The <a class="el" href="struct_u_a_r_t_c_c32_x_x___fxn_set.html" title="Complement set of read functions to be used by the UART ISR and UARTCC32XX_read(). Internal use only. ">UARTCC32XX_FxnSet</a> is a pair of complement functions that are design to operate with one another in a task context and in an ISR context. The readTaskFxn is called by UARTCC32XX_read() to drain a circular buffer, whereas the readIsrFxn is used by the UARTCC32XX_hwiIntFxn to fill up the circular buffer.</p>
<p>readTaskFxn: Function called by UART read These variables are set and avilalable for use to the readTaskFxn. object-&gt;readBuf = buffer; //Pointer to a user buffer object-&gt;readSize = size; //Desired no. of bytes to read object-&gt;readCount = size; //Remaining no. of bytes to read</p>
<p>readIsrFxn: The required ISR counterpart to readTaskFxn </p>

</div>
</div>
<a id="acb6bb8cf2b70e351277acd6180cab586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6bb8cf2b70e351277acd6180cab586">&sect;&nbsp;</a></span>UARTCC32XX_ErrorCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* UARTCC32XX_ErrorCallback) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">UART_Handle</td><td>UART_Handle</td></tr>
    <tr><td class="paramname">error</td><td>The current value of the receive status register. Please refer to the device data sheet to interpret this value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a697bd9e883c28996c9a1d5b220b8db0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697bd9e883c28996c9a1d5b220b8db0b">&sect;&nbsp;</a></span>UARTCC32XX_HWAttrsV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html">UARTCC32XX_HWAttrsV1</a>  <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html">UARTCC32XX_HWAttrsV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UARTCC32XX Hardware attributes. </p>
<p>The fields, baseAddr, intNum, and flowControl, are used by driverlib APIs and therefore must be populated by driverlib macro definitions. For CC32XXWare these definitions are found in:</p><ul>
<li>inc/hw_memmap.h</li>
<li>inc/hw_ints.h</li>
<li>driverlib/uart.h</li>
</ul>
<p>intPriority is the UART peripheral's interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS's interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for SYS/BIOS applications, refer to the ti.sysbios.family.arm.m3.Hwi documentation for SYS/BIOS usage of interrupt priorities. If the driver uses the ti.dpl interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the SYS/BIOS port, intPriority is passed unmodified to Hwi_create().</p>
<p>A sample structure is shown below: </p><div class="fragment"><div class="line"><span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uartCC32XXRingBuffer[2][32];</div><div class="line"></div><div class="line"><span class="keyword">const</span> <a class="code" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html">UARTCC32XX_HWAttrsV1</a> uartCC32XXHWAttrs[] = {</div><div class="line">    {</div><div class="line">        .<a class="code" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html#aa0f3a12c7ce1081624ef0020f5a9d2d7">baseAddr</a> = UARTA0_BASE,</div><div class="line">        .intNum = INT_UARTA0,</div><div class="line">        .intPriority = (~0),</div><div class="line">        .flowControl = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#add1d4ef7c6518e4dded4210a6567952a">UARTCC32XX_FLOWCTRL_NONE</a>,</div><div class="line">        .ringBufPtr  = uartCC32XXRingBuffer[0],</div><div class="line">        .ringBufSize = <span class="keyword">sizeof</span>(uartCC32XXRingBuffer[0]),</div><div class="line">        .rxPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#a3b3c6b6388c86da6e9f36c13b70358d1">UARTCC32XX_PIN_57_UART0_RX</a>,</div><div class="line">        .txPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#ab7d7406f31b77a54b4c48a127a40a2a6">UARTCC32XX_PIN_55_UART0_TX</a>,</div><div class="line">        .rtsPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#ad2d16f34c68354985bafe93d434bb576">UARTCC32XX_PIN_UNASSIGNED</a>,</div><div class="line">        .ctsPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#ad2d16f34c68354985bafe93d434bb576">UARTCC32XX_PIN_UNASSIGNED</a>,</div><div class="line">        .errorFxn = NULL</div><div class="line">    },</div><div class="line">    {</div><div class="line">        .baseAddr = UARTA1_BASE,</div><div class="line">        .intNum = INT_UARTA1,</div><div class="line">        .intPriority = (~0),</div><div class="line">        .flowControl = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#a73edb03b5d36290930cee401230dfea7">UARTCC32XX_FLOWCTRL_HARDWARE</a>,</div><div class="line">        .ringBufPtr  = uartCC32XXRingBuffer[1],</div><div class="line">        .ringBufSize = <span class="keyword">sizeof</span>(uartCC32XXRingBuffer[1]),</div><div class="line">        .rxPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#a7ed6f19ff8ef194e58246b2054194743">UARTCC32XX_PIN_08_UART1_RX</a>,</div><div class="line">        .txPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#ad347ed447b173cbb3a98d2810c0eda12">UARTCC32XX_PIN_07_UART1_TX</a>,</div><div class="line">        .rtsPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#aaf5cf2586917d02fae929a24d09c2513">UARTCC32XX_PIN_50_UART1_RTS</a>,</div><div class="line">        .ctsPin = <a class="code" href="_u_a_r_t_c_c32_x_x_8h.html#ade9d4689cf76025f8b2154ec478ce04d">UARTCC32XX_PIN_61_UART1_CTS</a>,</div><div class="line">        .errorFxn = NULL</div><div class="line">    },</div><div class="line">};</div></div><!-- fragment --> 
</div>
</div>
<a id="a7a1245c22ea8cc5f573e84f359d969a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1245c22ea8cc5f573e84f359d969a2">&sect;&nbsp;</a></span>UARTCC32XX_Object</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a>  <a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UARTCC32XX Object. </p>
<p>The application must not access any member variables of this structure! </p>

</div>
</div>
<a id="a9f0c9c8c94ab1de27db77127ef5956d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0c9c8c94ab1de27db77127ef5956d0">&sect;&nbsp;</a></span>UARTCC32XX_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x___object.html">UARTCC32XX_Object</a> * <a class="el" href="_u_a_r_t_c_c32_x_x_8h.html#a9f0c9c8c94ab1de27db77127ef5956d0">UARTCC32XX_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ab9c2c70723744587cc3708749713851f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c2c70723744587cc3708749713851f">&sect;&nbsp;</a></span>UARTCC32XX_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="_u_a_r_t_8h.html#ad50e0d914874c8fcbc16b451984a8f5e">UART_FxnTable</a> UARTCC32XX_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
Copyright  2017, Texas Instruments Incorporated
</small>
</body>
</html>
