// Seed: 2806248720
module module_0;
  assign id_1 = -1'b0;
  assign id_2 = -1 - id_2;
  wand id_3, id_4, id_5, id_6 = -1;
  assign id_4 = id_4;
  wire id_7, id_8;
  wand id_9 = id_3;
  assign id_5.id_5 = !-1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4
);
  always begin : LABEL_0
    id_6 <= 1;
  end
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_8(
      id_4 !== id_3
  );
  assign id_7 = id_7;
endmodule
